|
|
Número de pieza | PSD813F1V | |
Descripción | Flash in-system programmable peripherals | |
Fabricantes | STMicroelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de PSD813F1V (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! PSD813F1V
Flash in-system programmable (ISP) peripherals
for 8-bit MCUs, 3.3 V
NOT FOR NEW DESIGN
FEATURES SUMMARY
■ DUAL BANK FLASH MEMORIES
Figure 1. Packages
– 1 Mbit of Primary Flash Memory (8
Uniform Sectors)
)– 256 Kbit Secondary EEPROM (4 Uniform
t(sSectors)
– Concurrent operation: read from one
ucmemory while erasing and writing the
dother
ro )■ 16 Kbit SRAM
P t(s■ PLD WITH MACROCELLS
te c– Over 3,000 Gates Of PLD: DPLD and
le uCPLD
d– DPLD - User-defined Internal chip-select
so rodecoding
b P– CPLD with 16 Output Macrocells (OMCs)
- O teand 24 Input Macrocells (IMCs)
■ 27 RECONFIGURABLE I/Os
) le– 27 individually configurable I/O port pins
t(s sothat can be used for the following
c bfunctions:
u OMCU I/Os;
d -PLD I/Os;
ro )Latched MCU address output; and
P t(sSpecial function I/Os.
te cNote: 16 of the I/O ports may be
le uconfigured as open-drain outputs.
so rod■ ENHANCED JTAG SERIAL PORT
– Built-in JTAG-compliant serial port allows
b Pfull-chip In-System Programmability (ISP)
O te– Efficient manufacturing allows for easy
leproduct testing and programming
o■ PAGE REGISTER
s– Internal page register that can be used to
b expand the microcontroller address space
O by a factor of 256.
PQFP52 (M)
PLCC52 (J)
TQFQ64 (U)
■ HIGH ENDURANCE:
– 100,000 Erase/WRITE Cycles of Flash
Memory
– 10,000 Erase/WRITE Cycles of EEPROM
– 1,000 Erase/WRITE Cycles of PLD
– Data Retention: 15-year minimum at 90°C
(for Main Flash, Boot, PLD and
Configuration bits).
■ SINGLE SUPPLY VOLTAGE:
– 3.3V±10% for PSD813F1V
■ PROGRAMMABLE POWER MANAGEMENT
■ STANDBY CURRENT AS LOW AS 50µA
■ Packages are ECOPACK®
October 2008
Rev 4
This is information on a product still in production but not recommended for new designs.
1/110
1 page PSD813F1V
APPENDIX A.PQFP52 PIN ASSIGNMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
APPENDIX B.PLCC52 PIN ASSIGNMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
APPENDIX C.TQFP64 PIN ASSIGNMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
REVISION HISTORY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
OObbssoolleettee
PPrroodduucctt((ss))
-
-
OObbssoolleettee
PPrroodduucctt((ss))
5/110
5 Page PSD813F1V
Pin Name Pin Type
Description(1)
These pins make up Port A. These port pins are configurable and can have the following
functions:
PA0 29
PA1 28
PA2 27
PA3 25
PA4 24
PA5 23
PA6 22
PA7 21
1. MCU I/O – write to or read from a standard output or input port.
2. CPLD macrocell (McellAB0-7) outputs.
3. Inputs to the PLDs.
4. Latched address outputs (see Table 5).
I/O 5. Address inputs. For example, PA0-3 could be used for A0-A3 when using an 80C51XA
in burst mode.
6. As the data bus inputs D0-D7 for non-multiplexed address/data bus MCUs.
7. D0/A16-D3/A19 in M37702M2 mode.
8. Peripheral I/O mode.
Note: PA0-PA3 can only output CMOS signals with an option for high slew rate. However,
)PB0 7
t(sPB1 6
PB2 5
cPB3 4
duPB4 3
roPB5 2
)PB6 52
P t(sPB7 51
solete roducPC0 20
t(s) - Obsolete PPC1 19
Product(s) - ObPC2 18
OObbssoolleettee ProducPC3 17
PA4-PA7 can be configured as CMOS or Open Drain Outputs.
These pins make up Port B. These port pins are configurable and can have the following
functions:
1. MCU I/O – write to or read from a standard output or input port.
I/O
2. CPLD macrocell (McellAB0-7 or McellBC0-7) outputs.
3. Inputs to the PLDs.
4. Latched address outputs (see Table 5).
Note: PB0-PB3 can only output CMOS signals with an option for high slew rate. However,
PB4-PB7 can be configured as CMOS or Open Drain Outputs.
PC0 pin of Port C. This port pin can be configured to have the following functions:
1. MCU I/O – write to or read from a standard output or input port.
2. CPLD macrocell (McellBC0) output.
I/O 3. Input to the PLDs.
4. TMS Input2 for the JTAG Interface.
This pin can be configured as a CMOS or Open Drain output.
PC1 pin of Port C. This port pin can be configured to have the following functions:
1. MCU I/O – write to or read from a standard output or input port.
2. CPLD macrocell (McellBC1) output.
I/O 3. Input to the PLDs.
4. TCK Input2 for the JTAG Interface.
This pin can be configured as a CMOS or Open Drain output.
PC2 pin of Port C. This port pin can be configured to have the following functions:
1. MCU I/O – write to or read from a standard output or input port.
I/O 2. CPLD macrocell (McellBC2) output.
3. Input to the PLDs.
This pin can be configured as a CMOS or Open Drain output.
PC3 pin of Port C. This port pin can be configured to have the following functions:
1. MCU I/O – write to or read from a standard output or input port.
2. CPLD macrocell (McellBC3) output.
I/O 3. Input to the PLDs.
4. TSTAT output2 for the JTAG Serial Interface.
5. Ready/Busy output for In-System parallel programming.
This pin can be configured as a CMOS or Open Drain output.
PC4 pin of Port C. This port pin can be configured to have the following functions:
1. MCU I/O – write to or read from a standard output or input port.
PC4 14
2. CPLD macrocell (McellBC4) output.
I/O 3. Input to the PLDs.
4. TERR output2 for the JTAG Interface.
This pin can be configured as a CMOS or Open Drain output.
11/110
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet PSD813F1V.PDF ] |
Número de pieza | Descripción | Fabricantes |
PSD813F1 | Flash In-System Programmable Peripherals | STMicroelectronics |
PSD813F1-A | Flash In-System Programmable (ISP) Peripherals | STMicroelectronics |
PSD813F1A | Flash in-system programmable (ISP) peripherals | STMicroelectronics |
PSD813F1V | Flash in-system programmable peripherals | STMicroelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |