|
|
PDF PI74ALVCH162260 Data sheet ( Hoja de datos )
| Número de pieza | PI74ALVCH162260 | |
| Descripción | 12-Bit To 24-Bit Multiplexed D-Type Latch with 3-STATE Outputs | |
| Fabricantes | Pericom Semiconductor Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI74ALVCH162260 (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
PI74ALVCH162260
12345678901234567890123456789012123456789012345678901213425-6B78i9t01T21o2324546-7B890it12M345u67l8t9i0p1l2e34x5e67d89D01-2T12y34p56e78L90a1t2c34h56w78i9t0h12334-5S67t8a90t1e21O23u45t6p78u9t0s12
PI74ALVCH162260
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
12-Bit To 24-Bit Multiplexed D-Type Latch
with 3-STATE Outputs
Product Features
• PI74ALVCH162260 is designed for low voltage operation
• VCC = 2.3V to 3.6V
• Hysteresis on all inputs
• Typical VOLP (Output Ground Bounce)
< 0.8V at VCC = 3.3V, TA = 25°C
• Typical VOHV (Output VOH Undershoot)
< 2.0V at VCC = 3.3V, TA = 25°C
• Bus Hold retains last active bus state during 3-STATE,
eliminating the need for external pullup resistors
• Industrial operation at 40°C to +85°C
• Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
Logic Block Diagram
LE1B
LE2B
LEA1B
LEA2B
2
27
30
55
56
OE2B
29
OE1B
1
OEA
SEL 28
A1 8
G1
1
1
C1
1D
C1
1D
C1
1D
C1
1D
Product Description
PericomSemiconductor’sPI74ALVCHseriesoflogiccircuitsare
produced in the Company’s advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The PI74ALVCH162260 is a 12-bit to 24-bit multiplexed D-type
latch designed for 2.3V to 3.6 VCC operation. It is used in
applications where two separate datapaths must be multiplexed
onto, or demultiplexed from, a single data path.
Typical applications include multiplexing and/or demulti-
plexing address and data information in microprocessor or
bus-interface applications. This device is also useful in
memory-interleaving applications.
Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are
available for address and/or data transfer. The output-enable
(OE1B, OE2B, and OEA) inputs control the bus transceiver
functions. The OE1B and OE2B control signals also allow bank
control in the A-to-B direction.
Address and/or data information can be stored using the
internal storage latches. The latch-enable (LE1B, LE2B, LEA1B,
and LEA2B) inputs are used to control data storage. When the
latch-enable input is HIGH, the latch is transparent. When the
latch-enable input goes LOW, the data present at the inputs
is latched and remains latched until the latch-enable input is
returned HIGH.
To reduce overshoot and undershoot, the B-port outputs
include 26Ω series resistors.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pullup resistor, the
minimum value of the resistor is determined by the current-
23 sinking capability of the driver.
1B1
Active bus-hold circuitry is provided to hold unused or
floating data inputs at a valid logic level.
6
2B1
TO 11 OTHER CHANNELS
1 PS8127 03/17/98
1 page  
PI74ALVCH162260
12345678901234567890123456789012123456789012345678901213425-6B78i9t01T21o2324546-7B890it12M345u67l8t9i0p1l2e34x5e67d89D01-2T12y34p56e78L90a1t2c34h56w78i9t0h12334-5S67t8a90t1e21O23u45t6p78u9t0s12
Timing Requirements over Operating Range
Parameters
Description
VCC = 2.5V ± 0.2V VCC = 2.7V VCC = 3.3V ± 0.3V
Units
Min. Max. Min. Max. Min. Max.
fCLOCK Clock Frequency
150 150
150 MHz
tW
Pulse duration, LE1B, LE2B,
LEA1B, or LEA2B High
3.3
3.3 3.3
tSU
Setup time, data before LE1B,
LE2B, LEA1B, or LEA2B
1.4
1.1 1.1
ns
tH
Dt/D(1)
Hold time, data after LE1B,
LE2B, LEA1B or LEA2B
Input Transition Rise or Fall
1.6
1.9 1.5
0 10 ns/V
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
Switching Characteristics over Operating Range(1)
Parameters
From
To VCC = 2.5V ± 0.2V
(INPUT) (OUTPUT) Min.(2) Max.
VCC = 2.7V
Min.(2) Max.
VCC = 3.3V ± 0.3V
Min.(2) Max.(2)
fMAX
150 150 150
A B 1.2 6.5
5.8 1.2
4.9
B A 1.2 6.0
5.1 1.2
4.3
tPD LE A 1.0 6.2
5.2 1.0
4.4
LE B 1.0 6.7
5.9 1.0
5.0
SEL A
1.2 7.5
6.6 1.1
5.6
OE A 1.0 7.2
tEN
OE B 1.0 7.7
6.4 1.0
7.1 1.0
5.4
6.0
OE A 1.7 5.9
tDIS
OE B 1.7 6.4
5.0 1.3
5.5 1.3
4.6
5.1
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
Units
MHz
ns
Operating Characteristics, TA = 25ºC
Parameter
Test Conditions
CPD Power Dissipation Outputs Enabled
Capacitance
Outputs Disabled
CL = 50pF,
f = 10 MHz
VCC = 2.5V ± 0.2V VCC = 3.3V ± 0.3V
Typical
62 46
29 24
Units
pF
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
5 PS8127 03/17/98
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet PI74ALVCH162260.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI74ALVCH162260 | 12-Bit To 24-Bit Multiplexed D-Type Latch with 3-STATE Outputs | Pericom Semiconductor Corporation |
| PI74ALVCH1622601 | 18-Bit Universal Bus Transceiver With 3-State Outputs |  ETC |
| PI74ALVCH162268 | 12-Bit To 24-Bit Registered Bus Exchanger | Pericom Semiconductor Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |