DataSheet.es    


PDF ISL78302A Data sheet ( Hoja de datos )

Número de pieza ISL78302A
Descripción Dual LDO
Fabricantes Intersil 
Logotipo Intersil Logotipo



Hay una vista previa y un enlace de descarga de ISL78302A (archivo pdf) en la parte inferior de esta página.


Total 11 Páginas

No Preview Available ! ISL78302A Hoja de datos, Descripción, Manual

Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL78302A
Features
ISL78302A is a high-performance dual LDO capable of
sourcing 300mA current from each output. It has a low
standby current and very high PSRR and is stable with output
capacitance of 1µF to 10µF with ESR of up to 200m.
The device integrates an individual power-on-reset (POR)
function for each output. The POR delay for VO2 can be
externally programmed by connecting a timing capacitor to the
CPOR pin. The POR delay for VO1 is internally fixed at
approximately 2ms. A reference bypass pin is also provided for
connecting a noise-filtering capacitor for low noise and
high-PSRR applications.
The quiescent current is typically only 47µA with both LDOs
enabled and active. Separate Enable pins control each
individual LDO output. When both Enable pins are low, the
device is in shutdown, typically drawing less than 0.3µA.
The ISL78302A is AEC - Q100 rated. The ISL78302A is rated
for the automotive temperature range (-40°C to +105°C).
• Integrates Two 300mA High-performance LDOs
• Excellent Transient Response to Large Current Steps
• ±1.8% Accuracy Over All Operating Conditions
• Excellent Load Regulation: < 0.1% Voltage Change Across
Full Range of Load Current
• Low Output Noise: Typically 30µVRMS @ 100µA (1.5V)
• Very High PSRR: 90dB @ 1kHz
• Extremely Low Quiescent Current: 47µA (Both LDOs Active)
• Wide Input Voltage Capability: 2.3V to 6.5V
• Low Dropout Voltage: Typically 230mV @ 300mA
• Stable with 1µF to 10µF Ceramic Capacitors
• Separate Enable and POR Pins for Each LDO
• Soft-start and Staged Turn-on to Limit Input Current Surge
During Enable
• Current Limit and Overheat Protection
• Tiny 10 Ld 3mmx3mm DFN Package
• -40°C to +105°C Operating Temperature Range
• Pb-free (RoHS Compliant)
• AEC - Q100 Tested
Applications
• Radio Receivers
• Camera Modules
• GPS/Navigation
• Infotainment Systems
VIN (2.3 TO 6.5V)
ON
ENABLE1
OFF ON
ENABLE2
OFF
ISL78302A
1
VIN
10
VO1
2
EN1
9
VO2
3
EN2
4
CBYP
POR2
POR1
8
7
5
CPOR
6
GND
C1 C2 C3
C4 C5
VOUT1
VOUT2 OK
VOUT2
VOUT2 TOO LOW
VOUT1 OK
RESET2
(200ms DELAY,
C3 = 0.01µF)
RESET1
VOUT1 TOO LOW (2ms DELAY)
December 23, 2013
FN7932.1
C1, C4, C5: 1µF X5R CERAMIC CAPACITOR
C2: 0.1µF X7R CERAMIC CAPACITOR
C3: 0.01µF X7R CERAMIC CAPACITOR
FIGURE 1. TYPICAL APPLICATION
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2012, 2013. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.

1 page




ISL78302A pdf
ISL78302A
Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and
temperature range of the device as follows: TA = -40°C to 105°C; VIN = (VO + 0.5V) to 6.5V with a minimum VIN of 2.3V; CIN = 1µF; CO = 1µF;
CBYP = 0.01µF; CPOR = 0.01µF. Boldface limits apply over the operating temperature range, -40°C to +105°C. (Continued) (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN MAX
(Note 6) TYP (Note 6) UNITS
Output Noise Voltage
IO = 100µA, VO = 1.5V, TA = +25°C, CBYP = 0.1µF
BW = 10Hz to 100kHz
30 µVRMS
DEVICE START-UP CHARACTERISTICS
Device Enable Time
tEN Time from assertion of the ENx pin to when the output voltage
reaches 95% of the VO (nom)
250 500
µs
LDO Soft-Start Ramp Rate
tSSR Slope of linear portion of LDO output voltage ramp during start-up
EN1, EN2 PIN CHARACTERISTICS
30 60 µs/V
Input Low Voltage
VIL
Input High Voltage
VIH
Input Leakage Current
IIL, IIH
Pin Capacitance
CPIN
POR1, POR2 PIN CHARACTERISTICS
Informative
-0.3
1.35
0.5
VIN + 0.3
0.1
5
V
V
µA
pF
POR1, POR2 Thresholds
POR1 Delay
POR2 Delay
POR1, POR2 Pin Output Low
Voltage
VPOR+
VPOR-
tP1LH
tP1HL
tP2LH
tP2HL
VOL
As a percentage of nominal output voltage
CPOR = 0.01µF
@ IOL = 1.0mA
91 94 97
87 90 93
0.5 2.0 3.2
25
100 200 300
25
0.2
%
%
ms
µs
ms
µs
V
POR1, POR2 Pin Internal Pull-Up
Resistance
RPOR
78 100 180
k
NOTES:
6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
7. VOx = 0.98*VOx(NOM); valid for VOx greater than 1.85V.
EN1
EN2
tEN
VPOR+
VO1
VO2
POR1
POR2
tP1LH
tP2LH
VPOR-
VPOR+
<tP1HL
<tP2HL
tP1HL
tP2HL
VPOR-
FIGURE 2. TIMING PARAMETER DEFINITION
5 FN7932.1
December 23, 2013

5 Page





ISL78302A arduino
Package Outline Drawing
L10.3x3C
10 LEAD DUAL FLAT PACKAGE (DFN)
Rev 2, 09/09
3.00
6
PIN 1
INDEX AREA
(4X) 0.10 C B
TOP VIEW
ISL78302A
A
B
10
6
6
PIN #1 INDEX AREA
1
2
10 x 0.25
1.64
BOTTOM VIEW
10x 0.40
5
(4X) 0.10 M C B
PACKAGE
OUTLINE
(10x 0.25)
(10 x 0.60)
(8x 0.50)
1.64
TYPICAL RECOMMENDED LAND PATTERN
11
0.20
SIDE VIEW
SEE DETAIL "X"
0.10 C
C
BASE PLANE
SEATING PLANE
0.08 C
C 0.20 REF 5
0.05
NOTES:
DETAIL "X"
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured
between 0.18mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
7. COMPLAINT TO JEDEC MO-229-WEED-3 except for E-PAD
dimensions.
FN7932.1
December 23, 2013

11 Page







PáginasTotal 11 Páginas
PDF Descargar[ Datasheet ISL78302A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ISL78302Dual LDOIntersil
Intersil
ISL78302ADual LDOIntersil
Intersil

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar