|
|
PDF ASM4SSTVF16857 Data sheet ( Hoja de datos )
| Número de pieza | ASM4SSTVF16857 | |
| Descripción | DDR 14-Bit Registered Buffer | |
| Fabricantes | Alliance Semiconductor Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ASM4SSTVF16857 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
August 2004
rev 2.0
DDR 14-Bit Registered Buffer
ASM4SSTVF16857
Features
• Fully JEDEC JC40 - JC42.5 compliant for DDR1
applications to include: PC1600, PC2100, PC2700
& PC3200 ( > JEDEC defined DDR 400 @
200MHz )
www.DataSheet4U.c•om Low voltage operation; VDD: 2.3V - 2.7V.
• SSTL_2 Class II outputs.
• Differential clock inputs.
• Available in 48 pin TSSOP and TVSOP packages.
Product Description
The ASM4SSTVF16857 is a universal 14-bit register
(D F/F based), designed for 2.3V to 2.7V VDD . The
device supports SSTL_2 I/O levels, and is fully
compliant with the JEDEC JC40, JC42.5 DDR I
specifications covering PC1600, PC2100, PC2700, and
PC3200 operational ranges. 14-bit refers to 2Q outputs
for each D input - designed for use in Stacked Registers
(stacked memory devices), Buffered DIMM applications.
Data flow from D to Q is controlled by the differential
clock (CLK/CLKB) along with a controlled reset
(RESETB). The positive edge of CLK is used to trigger
the data transfer, and CLKB is used to maintain
sufficient noise margins, whereas the RESETB input is
designed and intended for use at power-up.
The ASM4SSTVF16857 supports a low power standby
mode of operation. A logic low level at RESETB,
assures that all internal registers and outputs (Q) are
reset to a logic low state, and that all input receivers,
data (D) buffers, and clock (CLK/CLKB) are switched
off. Note that RESETB should be supported with a
LVCMOS level at a valid logic state since VREF may
not be stable during power-up.
To ensure that outputs are at a defined logic state
before a stable clock has been supplied, RESETB must
be held at a logic low level during power-up.
In the JEDEC defined Registered DDR DIMM
application, RESETB is specified to be asynchronous
with respect to
CLK/CLKB; therefore, no timing
relationship can be guaranteed between the two
signals. When entering a low-power standby mode, the
register will be cleared and the outputs will be driven to
a logic low level quickly relative to the time to disable
the differential input receivers. This ensures there are
no “glitches” on any output. However, when coming out
of low power standby mode, the register will become
active quickly relative to the time taken to enable the
differential input receivers. When the data inputs are at
a logic level low and the clock is stable during the low-
to-high transition of RESETB until the input receivers
are fully enabled, the design ensures that the outputs
will remain at a logic low level.
Applications
• JEDEC and Non JEDEC DDR Memory Modules
•Planar configurations
•Supports PC1600 - PC2100 - PC2700 - PC3200
• SSTL_2I/O
• Provides a complete support solution for JEDEC
JC42.5 (JC45) DDR I RDIMMs’ when used with the
ASM5CVF857 Zero Delay Buffer.
Alliance Semiconductor
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com
Notice: The information in this document is subject to change without notice.
1 page  
August 2004
rev 2.0
Recommended Operating Conditions
Guaranteed by design. Not 100% tested in production.
Parameter
Description
Min
VDD
www.DataSheet4U.com VDDQ
VREF
VTT
VI
VIH(DC)
VIH(AC)
VIL(DC)
VIL(AC)
VIH
VIL
VICR
VID
VIX
IOH
IOl
TA
Supply voltage
Output supply voltage
PC1600,
PC2100,
PC2700
PC3200
Reference voltage
(VREF = VDDQ/2)
PC1600,
PC2100,
PC2700
PC3200
Termination voltage
Input voltage
DC input high voltage
AC input high voltage
DC input low voltage
Data
Inputs
AC input low voltage
Input high voltage level
Input low voltage level
RESETB
Common mode input range
CLK
Differential input voltage
CLKB
Cross-point voltage of differential clock pair
High-level output current
Low-level output current
Operating free-air temperature
2.3
2.3
2.5
1.15
1.25
VREF - 0.04
0
VREF + 0.15
VREF + 0.31
1.7
0.97
0.36
(VDDQ/2) - 0.2
0
ASM4SSTVF16857
Typ Max Unit
2.5 2.7 V
2.7
V
2.7
1.25
1.3
VREF
1.35
1.35
VREF + 0.004
VDD
VREF - 0.15
VREF - 0.31
0.7
1.53
(VDDQ/2) +0.2
-20
20
70
V
V
V
V
V
V
V
V
V
V
V
V
mA
mA
°C
DDR 14-Bit Registered Buffer
5 of 16
5 Page 
August 2004
rev 2.0
www.DataSheet4U.com
Timing input
Output
VICR
tPLH
VTT
LVCMOS RESETB
Input
Output
VDD/2
ASM4SSTVF16857
VICR
VI(pp)
tPHL
VTT
VOH
VOL
tPHL
VTT
VIH
VIL
VOH
VOL
DDR 14-Bit Registered Buffer
11 of 16
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet ASM4SSTVF16857.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ASM4SSTVF16857 | DDR 14-Bit Registered Buffer | Alliance Semiconductor Corporation |
| ASM4SSTVF16859 | DDR 13-Bit to 26-Bit Registered Buffer | Alliance Semiconductor Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |