|
|
Número de pieza | PLL103-04 | |
Descripción | 1-to-4 Clock Distribution Buffer | |
Fabricantes | PhaseLink Corporation | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de PLL103-04 (archivo pdf) en la parte inferior de esta página. Total 4 Páginas | ||
No Preview Available ! FEATURES
• 4 outputs identical to FIN.
• Low skew (< 250 ps between outputs).
• Input / Output frequency range 0 – 160 MHz
• 25mA drive capability at TTL levels.
• 70mA drive capability at CMOS levels.
• Output enable mode available to tri-state all
outputs.
www.DataShe•et4U.3c.o3mV operation.
• Available in 8-Pin 150mil SOIC.
DESCRIPTIONS
The PLL103-04 is a 1-to-4 Clock Distribution Buffer,
reproducing the reference input frequency (FIN) at 4
different outputs. It is designed to minimize skew
between outputs and provides TTL and CMOS
compatible output levels. An output enable selector is
available to tri-state all outputs.
BLOCK DIAGRAM
Preliminary PLL103-04
1-to-4 Clock Distribution Buffer
PIN CONFIGURATION
FIN
CLK1
CLK2
CLK3
1
2
3
4
8 OE^
7 VDD
6 GND
5 CLK4
FIN = 0 ~ 160 Mhz
Note: ^: Internal pull-up (30kΩ)
OE^
CLK1
FIN CLK2
CLK3
CLK4
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/26/00 Page 1
1 page |
Páginas | Total 4 Páginas | |
PDF Descargar | [ Datasheet PLL103-04.PDF ] |
Número de pieza | Descripción | Fabricantes |
PLL103-01 | Low Skew Buffer | PhaseLink Corporation |
PLL103-02 | DDR SDRAM Buffer | PhaseLink Corporation |
PLL103-03 | DDR SDRAM Buffer | PhaseLink Corporation |
PLL103-04 | 1-to-4 Clock Distribution Buffer | PhaseLink Corporation |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |