|
|
Número de pieza | MCP3912 | |
Descripción | 3V Four-Channel Analog Front End | |
Fabricantes | Microchip | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de MCP3912 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! MCP3912
3V Four-Channel Analog Front End
Features:
• Four Synchronous Sampling 24-bit Resolution
Delta-Sigma A/D Converters
• 93.5 dB SINAD, -107 dBc Total Harmonic
Distortion (THD) (up to 35th Harmonic), 112 dBFS
SFDR for Each Channel
• Enables 0.1% Typical Active Power Measurement
Error over a 10,000:1 Dynamic Range
• Advanced Security Features:
- 16-Bit Cyclic Redundancy Check (CRC)
Checksum on All Communications for Secure
Data Transfers
- 16-Bit CRC Checksum and Interrupt Alert for
Register Map Configuration
- Register Map lock with 8-Bit Secure Key
• 2.7V-3.6V AVDD, DVDD
• Programmable Data Rate up to 125 ksps:
- 4 MHz Maximum Sampling Frequency
- 16 MHz Maximum Master Clock
• Oversampling Ratio up to 4096
• Ultra-Low Power Shutdown Mode with < 10 µA
• -122 dB Crosstalk between Channels
• Low-Drift 1.2V Internal Voltage Reference:
9 ppm/°C
• Differential Voltage Reference Input Pins
• High Gain PGA on Each Channel (up to 32 V/V)
• Phase Delay Compensation with 1 µs Time
Resolution
• Separate Data Ready Pin for Easy
Synchronization
• Individual 24-Bit Digital Offset and Gain Error
Correction for Each Channel
• High-Speed 20 MHz SPI Interface with Mode 0,0
and 1,1 Compatibility
• Continuous Read/Write Modes for Minimum
Communication Time with Dedicated 16/32-Bit
Modes
• Available in 28-Lead QFN and 28-Lead SSOP
Packages
• Extended Temperature Range: -40°C to +125°C
Description:
The MCP3912 is a 3V four-channel Analog Front End
(AFE) containing four synchronous sampling delta-
sigma, Analog-to-Digital Converters (ADC), four PGAs,
phase delay compensation block, low-drift internal
voltage reference, digital offset and gain error
calibration registers and high-speed 20 MHz
SPI-compatible serial interface.
The MCP3912 ADCs are fully configurable, with
features such as 16/24-bit resolution, Oversampling
Ratio (OSR) from 32 to 4096, gain from 1x to 32x,
independent Shutdown and Reset, dithering and auto-
zeroing. The communication is largely simplified with 8-
bit commands, including various continuous read/write
modes and 16/24/32-bit data formats that can be
accessed by the Direct Memory Access (DMA) of an
8/16- or 32-bit MCU, and with the separate Data Ready
pin that can directly be connected to an Interrupt
Request (IRQ) input of an MCU.
The MCP3912 includes advanced security features to
secure the communications and the configuration
settings, such as a CRC-16 checksum on both serial
data outputs and static register map configuration. It
also includes a register-map lock through an 8-bit
secure key to stop unwanted write commands from
processing.
The MCP3912 is capable of interfacing with a variety of
voltage and current sensors, including shunts, current
transformers, Rogowski coils and Hall-effect sensors.
Applications:
• Polyphase Energy Meters
• Energy Metering and Power Measurement
• Automotive
• Portable Instrumentation
• Medical and Power Monitoring
• Audio/Voice Recognition
2014 Microchip Technology Inc.
DS20005348A-page 1
1 page MCP3912
TABLE 1-1: ANALOG SPECIFICATIONS (CONTINUED)
Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 3V, MCLK = 4 MHz;
PRE<1:0> = 00; OSR = 256; GAIN = 1; VREFEXT = 0, CLKEXT = 1, DITHER<1:0> = 11; BOOST<1:0> = 10, VCM = 0V;
TA = -40°C to +125°C; VIN = -0.5 dBFS @ 50/60 Hz on all channels.
Characteristic
Sym.
Min. Typ. Max. Units
Conditions
Internal Voltage Reference
Tolerance
VREF
Temperature Coefficient
TCVREF
1.176 1.2 1.224
V VREFEXT = 0,
TA = +25°C only
— 9 — ppm/°C TA = -40°C to +125°C,
VREFEXT = 0,
VREFCAL<7:0> = 0x50
Output Impedance
ZOUTVREF
—
0.6
—
Internal Voltage Reference AIDDVREF — 54 —
Operating Current
k VREFEXT = 0
µA VREFEXT = 0,
SHUTDOWN<3:0> = 1111
Voltage Reference Input
Input Capacitance
— — 10
pF
Differential Input Voltage
Range (VREF+ – VREF-)
Absolute Voltage on
REFIN+ pin
VREF
VREF+
1.1 — 1.3
VREF- — VREF-
+ 1.1
+ 1.3
V VREFEXT = 1
V VREFEXT = 1
Absolute Voltage
REFIN- pin
Master Clock Input
VREF-
-0.1 — +0.1
V REFIN- should be connected to
AGND when VREFEXT = 0
Master Clock Input
Frequency Range
fMCLK
— — 20 MHz CLKEXT = 1, (Note 7)
Crystal Oscillator
Operating Frequency
Range
fXTAL
1 — 20 MHz CLKEXT = 0, (Note 7)
Analog Master Clock
Crystal Oscillator
Operating Current
AMCLK
— — 16 MHz (Note 7)
DIDDXTAL
—
80
—
µA CLKEXT = 0
Power Supply
Operating Voltage, Analog
Operating Voltage, Digital
AVDD
DVDD
2.7 — 3.6
2.7 — 3.6
V
V
Note 1:
Dynamic Performance specified at -0.5 dB below the maximum differential input value,
VIN = 1.2 VPP = 424 mVRMS @ 50/60 Hz, VREF = 1.2V. See Section 4.0 “Terminology And Formulas” for definition.
This parameter is established by characterization and not 100% tested.
2: For these operating currents, the following configuration bit settings apply: SHUTDOWN<3:0> = 0000,
RESET<3:0> = 0000, VREFEXT = 0, CLKEXT = 0.
3: For these operating currents, the following configuration bit settings apply: SHUTDOWN<3:0> = 1111, VREFEXT = 1,
CLKEXT = 1.
4: Measured on one channel versus all others channels. The average of crosstalk performance over all channels
(see Figure 2-32 for individual channel performance).
5: Applies to all gains. Offset and gain errors depend on PGA gain setting, see typical performance curves for typical
performance.
6: Outside of this range, ADC accuracy is not specified. An extended input range of +/-2V can be applied continuously to
the part with no damage.
7: For proper operation and for optimizing ADC accuracy, AMCLK should be limited to the maximum frequency defined in
Table 5-2, as a function of the BOOST and PGA setting chosen. MCLK can take larger values as long as the prescaler
settings (PRE<1:0>) limit AMCLK = MCLK/PRESCALE in the defined range in Table 5-2.
8: This parameter is established by characterization and not 100% tested.
2014 Microchip Technology Inc.
DS20005348A-page 5
5 Page MCP3912
Note: Unless otherwise indicated, AVDD = 3V, DVDD = 3V; TA = +25°C, MCLK = 4 MHz; PRESCALE = 1;
OSR = 256; GAIN = 1; Dithering = Maximum; VIN = -0.5 dBFS @ 60 Hz on all channels, VREFEXT = 0; CLKEXT = 1;
BOOST<1:0> = 10.
Standar deviation = 78 LSB
Noise = 7.4ȝVrms
16 ksamples
-108.2 -107.8 -107.4 -107.0 -106.6 -106.2
Total Harmonic Distortion (-dBc)
FIGURE 2-7:
Histogram.
THD Repeatability
111.7 112.3 112.9 113.5 114.1 114.7 115.3 115.9
Spurious Free Dynamic Range (dBFS)
FIGURE 2-8:
Spurious Free Dynamic
Range Repeatability Histogram.
93.3 93.4 93.5 93.6 93.7 93.8
Signal to Noise and Distortion (dB)
FIGURE 2-9:
Histogram.
SINAD Repeatability
Output Noise (LSB)
FIGURE 2-10:
Output Noise Histogram.
-90
-95
-100
Dithering=Maximum
Dithering=Medium
Dithering=Minimum
Dithering=Off
-105
-110
-115
-120
-125
-130
32 64 128 256 512 1024 2048 4096
Oversampling Ratio (OSR)
FIGURE 2-11:
THD vs.OSR.
110
105
100
95
90
85
80
75 Dithering=Maximu
70 m
65 Dithering=Medium
60
32 64 128 256 512 1024 2048 4096
Oversampling Ratio (OSR)
FIGURE 2-12:
SINAD vs. OSR.
2014 Microchip Technology Inc.
DS20005348A-page 11
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet MCP3912.PDF ] |
Número de pieza | Descripción | Fabricantes |
MCP3910 | 3V Two-Channel Analog Front End | Microchip |
MCP3911 | 3.3V Two-Channel Analog Front End | Microchip |
MCP3912 | 3V Four-Channel Analog Front End | Microchip |
MCP3913 | 3V Six-Channel Analog Front End | Microchip |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |