|
|
PDF STHVDAC-256MTG Data sheet ( Hoja de datos )
| Número de pieza | STHVDAC-256MTG | |
| Descripción | Antenna tuning circuit | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de STHVDAC-256MTG (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
STHVDAC-256MTG
Antenna tuning circuit with turbo and glide
/HDGIUHH)OLS&KLS
EXPSV
Features
• Dedicated controller to bias BST tunable
capacitors
• Operation compliant with cellular systems
requirements
• Turbo and glide modes for optimal system
performance
• Integrated boost converter with 6
programmable outputs (from 0 to 24 V)
• Low power consumption
• MIPI RFFE serial interface 1,8 V
• Available in WLCSP for stand-alone or SiP
module integration
Applications
• Cellular antenna tunable matching network in
multi-band GSM/WCDMA/LTE handsets
• Compatible for open loop antenna tuner
application
Benefits
RF tunable passive implementation in mobile
phones to optimize the radiated performance.
Datasheet - production data
Description
The ST high voltage BST capacitor controller
STHVDAC-256MTG is a high voltage digital to
analog converter (DAC), specifically designed to
control and meet the wide tuning bias voltage
requirement of the BST tunable capacitors.
It provides 6 independent high voltage outputs,
thus having the capability to control 6 different
capacitors. It is fully controlled through an RFFE
serial interface.
BST capacitors are tunable capacitors intended
for use in mobile phone application and dedicated
to RF tunable application. These tunable
capacitors are controlled through a bias voltage
ranging from 0 to 24 V. The implementation of
BST tunable capacitor in mobile phones enables
significant improvement in term of radiated
performance, making the performance almost
insensitive to external environment.
Figure 1. Pin configuration
9+9
*1'3:5
5%,$6
287)
$
,1'
$9''
7(67
287(
%
1&
*1'5() 6(/6,'
287'
&
&/.
6(/6,' *1'',*
287&
'
'$7$
9,2
287$
287%
(
November 2015
This is information on a product in full production.
DocID028369 Rev 1
1/27
www.st.com
1 page  
STHVDAC-256MTG
2 Functional block diagram
Functional block diagram
Figure 2. HVDAC functional block diagram
,1'%2267 %
%2267
32:(5
026
%2267',2'(
%2267
GULYH &21752/
VHQVH
*1'%2267 $
6(/6,'
6(/6,'
&/.
'$7$
&
'
'
(
$9''
9,2
%
(
:,5(
,17(5)$&(
5(*,67(5
%$1.
325B9',*
%LW'$&$
%LW'$&%
%LW'$&&
'$&02'(
%LW'$&'
%LW'$&(
%LW'$&)
VHQVH
VHQVH
9+9
$ 9+9
( 287$
+9$ 03
( 287%
' 287&
& 287'
+9$ 03
% 287(
$ 287)
*1'B5()
1& &
32:(5
0$1$*(0(17
&21752/
/2*,&
,17(51$/
%,$6,1*
5()(5(1&(
$ 5%,$6
' %
*1'',* 7(67
&
*1'5()
DocID028369 Rev 1
5/27
27
5 Page 
STHVDAC-256MTG
Devices operating modes
Figure 5. HVDAC state diagram
9,2 +,*+
6+87'2:1
67$5783
5HJLVWHUVUHVHWWRGHIDXOW
/2:32:(5
3:5B02'( E
$&7,9(
,GGOH GHIDXOW 9+9 2))
2SHUDWLQJ 5HJ' 9+9 9
3:5B02'( E
4.4
4.5
Device reset
Power-On Reset is implemented on the VI/O supply input, ensuring the HVDAC will be reset
to default mode once VI/O supply line rises above a given threshold (typically 1V). This
trigger will force all registers to their default value.
Device Reset is also implemented as defined in the MIPI RFFE specification. Setting
PWR_MODE bits to 01b will force the device to reset all registers to their default value, and
then automatically switch the device into low power mode.
A Soft Reset is implemented using register #26 MSB. Setting this bit will reset all registers to
their default values, except PM_TRIG register (reg #28) and device USID (reg #31).
RFFE serial interface
The HVDAC is fully controlled through RFFE serial interface (DATA, VIO, CLOCK).
This interface is further described in the next sections of this document and is made
compliant to the MIPI Alliance Specification for RF Front End control Interface version 1.10 -
26 July 2011 (see Figure 12 and Figure 13).
Sequence Start Condition (SSC): One rising edge followed by falling edge on DATA while
CLK remains at logic level low. This is used by the Master to identify the start of a Command
frame.
Parity (P): Each frame shall end with a single parity bit. The parity bit shall be driven such
that the total number of bits in the frame that are driven to logic level one, including the
parity bit, is odd.
DocID028369 Rev 1
11/27
27
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet STHVDAC-256MTG.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| STHVDAC-256MTG | Antenna tuning circuit | STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |