|
|
PDF LTC2156-12 Data sheet ( Hoja de datos )
| Número de pieza | LTC2156-12 | |
| Descripción | Dual 12-Bit 250Msps/210Msps/170Msps ADCs | |
| Fabricantes | Linear | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LTC2156-12 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
FEATURES
n 68.5dB SNR
n 90dB SFDR
n Low Power: 628mW/592mW/545mW Total
n Single 1.8V Supply
n DDR LVDS Outputs
n Easy-to-Drive 1.5VP-P Input Range
n 1.25GHz Full-Power Bandwidth S/H
n Optional Clock Duty Cycle Stabilizer
n Low Power Sleep and Nap Modes
n Serial SPI Port for Configuration
n Pin Compatible 14-Bit Versions
n 64-Lead (9mm × 9mm) QFN Package
APPLICATIONS
n Communications
n Cellular Basestations
n Software Defined Radios
n Medical Imaging
n High Definition Video
n Testing and Measurement Instruments
TYPICAL APPLICATION
ANALOG
INPUT
S/H
VDD
CHANNEL A
12-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC
CLOCK
CLOCK/DUTY
CYCLE
CONTROL
ANALOG
INPUT
S/H
CHANNEL B
12-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC
GND
LTC2157-12/
LTC2156-12/LTC2155-12
Dual 12-Bit 250Msps/
210Msps/170Msps ADCs
DESCRIPTION
The LTC®2157-12/LTC2156-12/LTC2155-12 are a family of
dual 250Msps/210Msps/170Msps 12-bit A/D converters
designed for digitizing high frequency, wide dynamic range
signals. They are perfect for demanding communications
applications with AC performance that includes 68.5dB
SNR and 90dB spurious free dynamic range (SFDR). The
1.25GHz input bandwidth allows the ADC to achieve high
undersampling ratio with very low attenuation. The latency
is only six clock cycles.
DC specs include ±0.26LSB INL (typ), ±0.16LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 0.54LSBRMS.
The digital outputs are double data rate (DDR) LVDS.
The ENC+ and ENC– inputs can be driven differentially with
a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
OUTPUT
DRIVERS
OVDD
DA10_11
•
•
•
DA0_1
DDR
LVDS
OGND
OVDD
OUTPUT
DRIVERS
DB10_11
•
•
•
DB0_1
DDR
LVDS
21576512 TA01
OGND
LTC2157-12: 32K Points 2-Tone FFT,
fIN = 71MHZ and 69MHz, 250Msps
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80 100 120
FREQUENCY (MHz)
21576512 G11
For more information www.linear.com/LTC2157-12
21576512fb
1
1 page  
LTC2157-12/
LTC2156-12/LTC2155-12
D IGITAL INPUTS AND OUTPUTS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN TYP MAX UNITS
DIGITAL DATA OUTPUTS
VOD
VOS
RTERM
Differential Output Voltage
Common Mode Output Voltage
On-Chip Termination Resistance
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
Termination Enabled, OVDD = 1.8V
l 247
l 125
l 1.125
l 1.125
350
175
1.250
1.250
100
454
250
1.375
1.375
mV
mV
V
V
Ω
TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
LTC2157-12
LTC2156-12
LTC2155-12
MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
fS Sampling Frequency (Note 9)
l 10
250 10
210 10
170 MHz
tL
ENC Low Time (Note 8) Duty Cycle Stabilizer Off l 1.9 2 50 2.26 2.38 50 2.79 2.94 50
ns
Duty Cycle Stabilizer On l 1.5 2 50 1.5 2.38 50 1.5 2.94 50
ns
tH
ENC High Time (Note 8) Duty Cycle Stabilizer Off l 1.9 2 50 2.26 2.38 50 2.79 2.94 50
Duty Cycle Stabilizer On l 1.5 2 50 1.5 2.38 50 1.5 2.94 50
ns
ns
DIGITAL DATA OUTPUTS
SYMBOL PARAMETER
tD
tC
tSKEW
ENC to Data Delay
ENC to CLKOUT Delay
DATA to CLKOUT Skew
Pipeline Latency
SPI Port Timing (Note 8)
tSCK SCK Period
tS CS to SCK Set-Up Time
tH SCK to CS Hold Time
tDS SDI Set-Up Time
tDH SDI Hold Time
tDO SCK Falling to SDO Valid
CONDITIONS
CL = 5pF (Note 8)
CL = 5pF (Note 8)
tD – tC (Note 8)
LTC215X-12
MIN TYP MAX
l 1.7 2 2.3
l 1.3
1.6
2
l 0.3
0.4 0.55
66
Write Mode
Readback Mode CSDO = 20pF, RPULLUP = 2k
Readback Mode, CSDO = 20pF, RPULLUP = 2k
l
l
l
l
l
l
l
40
250
5
5
5
5
125
UNITS
ns
ns
ns
Cycles
ns
ns
ns
ns
ns
ns
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND
shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: When these pin voltages are taken below GND they will be
clamped by internal diodes. When these pin voltages are taken above VDD
they will not be clamped by internal diodes. This product can handle input
currents of greater than 100mA below GND without latchup.
Note 5: VDD = OVDD
210MHz (LTC2156),
o=r11.780V,MfSHAzM(PLLTEC2=125550)M, dHifzfe(rLeTnCt2ia1l5E7N)C, +/ENC–
=
2VP-P
sine wave, input range = 1.5VP-P with differential drive, unless otherwise noted.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
best fit straight line to the transfer curve. The deviation is measured from
the center of the quantization band.
Note 7: Offset error is the offset voltage measured from –0.5LSB when the
output code flickers between 0000 0000 0000 and 1111 1111 1111 in 2’s
complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: Recommended operating conditions.
For more information www.linear.com/LTC2157-12
21576512fb
5
5 Page 
LTC2157-12/
LTC2156-12/LTC2155-12
TYPICAL PERFORMANCE CHARACTERISTICS
LTC2156-12: 32K Point FFT,
fIN = 379MHz, –1dBFS, 210Msps
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80
FREQUENCY (MHz)
100
21576512 G28
LTC2156-12: 32K Point FFT,
fIN = 907MHz, –1dBFS, 210Msps
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80
FREQUENCY (MHz)
100
21576512 G31
LTC2156-12:
15MHz Sine
WIOaVvDeD
vs Sample Rate,
Input, –1dBFS
70
LVDS CURRENT 3.5mA
60
50
40
30
0
LVDS CURRENT 1.75mA
42 84 126 168
SAMPLE RATE (Msps)
210
21576512 G34
LTC2156-12: 32K Point FFT,
fIN = 417MHz, –1dBFS, 210Msps
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80
FREQUENCY (MHz)
100
21576512 G29
LTC2156-12: 32K Point 2-Tone
F2F1T0,MfIsNp=s 70.0MHz and 69.0MHz,
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80
FREQUENCY (MHz)
100
21576512 G32
1LT5CM2H1z56S-i1n2e:WIVaDvDevIsnSpuatm, p–l1edRBFaSte,
280
260
240
220
200
180
0
42 84 126 168
SAMPLE RATE (Msps)
210
21576512 G35
For more information www.linear.com/LTC2157-12
LTC2156-12: 32K Point FFT,
fIN = 567MHz, –1dBFS, 210Msps
0
–20
–40
–60
–80
–100
–120
0
20 40 60 80
FREQUENCY (MHz)
100
21576512 G30
LTC2156-12: Shorted
Input Histogram
20000
18000
16000
14000
12000
10000
8000
6000
4000
2000
0
2044
2048
2052
OUTPUT CODE
2056
21576512 G33
LTC2156-12: SFDR vs Input Level,
fIN = 70MHz, 1.5V Range, 210Msps
120
100 dBFS
80
dBc
60
40
20
0
–80 –70 –60 –50 –40 –30 –20 –10 0
AMPLITUDE (dBFS)
10
21576512 G36
21576512fb
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet LTC2156-12.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LTC2156-12 | Dual 12-Bit 250Msps/210Msps/170Msps ADCs | Linear |
| LTC2156-14 | Dual 14-Bit 250Msps/210Msps/170Msps ADCs | Linear |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |