DataSheet.es    


PDF MT9M413C36STC Data sheet ( Hoja de datos )

Número de pieza MT9M413C36STC
Descripción 1.3-MEGAPIXEL CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
Fabricantes Micron Technology 
Logotipo Micron Technology Logotipo



Hay una vista previa y un enlace de descarga de MT9M413C36STC (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! MT9M413C36STC Hoja de datos, Descripción, Manual

www.DataSheet4U.com
1.3-MEGAPIXEL CMOS
ACTIVE-PIXEL DIGITAL
IMAGE SENSOR
1.3-MEGAPIXEL CMOS ACTIVE-PIXEL
DIGITAL IMAGE SENSOR
MT9M413
Micron Part Number: MT9M413C36STC
Description
The MI-MV13 is a 1,280H x 1,024V (1.3 megapixel)
CMOS digital image sensor capable of 500 frames-per-
second (fps) operation. Its TrueSNAP™ electronic
shutter allows simultaneous exposure of the entire
pixel array. Available in color or monochrome, the sen-
sor has on-chip 10-bit analog-to-digital converters
(ADCs), which are self-calibrating, and a fully digital
interface. The chip's input clock rate is 66 MHz at
approximately 500 fps, providing compatibility with
many off-the-shelf interface components.
The sensor has ten 10-bit-wide digital output ports.
Its open architecture design provides access to internal
operations. ADC timing and pixel-read control are
integrated on-chip. At 60 fps, the sensor dissipates less
than 150mW, and at 500 fps less than 500mW; it oper-
ates on a 3.3V supply. Pixel size is 12 microns square,
and digital responsivity is 1,600 bits per lux-second.
Features/Top Level Specifications
• Array Format: 1,280H x 1,024 V (1,310,720 pixels)
• Pixel Size and Type: 12.0µm x 12.0µm TrueSNAP
(shuttered-node active pixel)
• Sensor Imaging Area: H: 15.36mm, V: 12.29mm,
Diagonal: 19.67mm
• Frame Rate: 0–500+ fps @ (1,280 x 1,024), >10,000
fps with partial scan, [e.g. 0–4000 fps @ (1,280 x 128)]
• Output Data Rate: 660 Mbs (master clock 66 MHz,
~500 fps)
• Power Consumption: < 500 mW @ 500 fps; <150 mW
@ 60 fps
• Digital Responsivity: Monochrome: 1,600 bits per
lux-second @ 550nm; ADC reference @ 1V
• Internal Intra-Scene Dynamic Range: 59dB
• Supply Voltage: +3.3V
• Operating Temperature: -5°C to +60°C
• Output: 10-bit digital through 10 parallel ports
• Conversion Gain = 13µV/e-
• Color: Monochrome or color RGB
• Shutter: TrueSNAP freeze-frame electronic shutter
• Shutter Efficiency: >99.9%
• Shutter Exposure Time: 2µs to > 33 msec
• ADC: On-chip, 10-bit column-parallel
• Package: 280-pin ceramic PGA
• Programmable Controls: Open architecture
On-chip:
•ADC controls
•Output multiplexing
•ADC calibration
Off-chip:
•Window size and location
•Frame rate and data rate
•Shutter exposure time (integration time)
•ADC reference
09005aef806807ca
MT9M413C36STC.fm - Ver. 3.0 1/04 EN
1 ©2004 Micron Technology, Inc. All rights reserved.

1 page




MT9M413C36STC pdf
www.DataSheet4U.com
1.3-MEGAPIXEL CMOS ACTIVE-PIXEL
DIGITAL IMAGE SENSOR
External Control Sequence
The MI-MV13 includes on-chip timing and control
circuitry to control most of the pixel, ADC, and output
multiplexing operations. However, the sensor still
requires a controller (FPGA, CPLD, ASIC, etc.) to guide
it through the full sequence of its operation.
With the TrueSNAP freeze-frame electronic shutter
signal charges are integrated in all pixels in parallel.
The charges are then sampled into pixel analog memo-
ries (one memory per pixel) and subsequently, row by
row, are digitized and read out of the sensor. The inte-
gration of photosignal is controlled by two control sig-
nals: PG_N and TX_N. To clear pixels and start new
integration, PG_N is made low. To transfer the data
into pixel memory, TX_N is made low. The time differ-
ence between the two procedures is the exposure time.
It should be noted that neither the PG_N or TX_N
pulses clear the pixel analog memory. Pixel memory
can be cleared during the previous readout (i.e., the
readout process resets the pixel analog memory), or by
applying PG_N and TX_N together (i.e., clearing both
pixel and pixel memory at the same time).
With the TrueSNAP freeze-frame electronic shutter
the sensor can operate in either simultaneous or
sequential mode in which it generates continuous
video output. In simultaneous mode, as a series of
frames are being captured, the PG_N and TX_N signals
are exercised while the previous frame is being read
out of the sensor. In simultaneous mode typically the
end of integration occurs in the last row of the frame
(row #1023) or in the last row of the window of interest.
The position of the start integration is then calculated
from the desired integration time. In sequential mode
the PG_N and TX_N signals are exercised to control the
integration time, and then digitization and readout of
the frame takes place. Alternatively, the sensor can run
in single frame or snapshot mode in which one image
is captured.
The sensor has a column-parallel ADC architecture
that allows the array of 1,280 analog-to-digital convert-
ers on the chip to digitize simultaneously the analog
data from an entire pixel row. The following input sig-
nals are utilized to control the conversion and readout
process:
Table 1: Conversion and Readout
Process
SIGNAL NAME
ROW_ADDR
ROW_STRT_N
LD_SHFT_N
DATA_READ_EN_N
DESCRIPTION
INPUT BUS
WIDTH
Row Address
Row Start
Load shift register
Data read enable
10-bit
1-bit
1-bit
1-bit
The 10-bit ROW_ADDR (row address) input bus
selects the pixel row to be read for each readout cycle.
The ROW_STRT_N signal starts the process of reading
the analog data from the pixel row, the analog-to-digi-
tal conversion, and the storage of the digital values in
the ADC registers. When these actions are completed,
the sensor sends a response back to the system con-
troller using the ROW_DONE_N. Row address must be
valid for the first half of the row processing time (the
period between ROW_START_N and ROW_DONE_N).
The MI-MV13 contains a pipeline style memory
array, which is used to store the data after digitization.
This memory also allows the data from the previous
row conversion cycle to be read while a new conver-
sion is taking place.
The digital readout is controlled by lowering the
LD_SHFT_N signal, followed by the
DATA_READ_EN_N signal. LD_SHFT_N transfers the
digitized data from the ADC register to the output reg-
ister. DATA_READ_EN_N is used to enable the data
output from the output register. A new pixel row read-
out and conversion cycle can be started two clock
cycles after DATA_READ_EN_N is pulled low. The out-
put register allows the reading of the digital data from
the previous row to be performed at the same time as a
new conversion (pipeline mode). This means that the
total row time will be only that between when: (a) the
ROW_STRT_N signal is applied and ROW_DONE_N is
returned; and (b) LD_SHFT_N and DATA_READ_EN_N
are applied plus two clock cycles. The pipelined opera-
tion means there will always be 1 row of latency at the
start of sensor operation. The alternative to pipelined
operation is burst data operation in which a new pixel
row conversion is not initiated until after the output
register is emptied (and LD_SHFT_N has been taken
high). The ratio of line active and blanking times can
be adjusted to easily match a variety of display and
collection formats. See “Timing Diagram For One
Row” on page 7.
09005aef806807ca
MT9M413C36STC.fm - Ver. 3.0 1/04 EN
5 Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2004 Micron Technology, Inc. All rights reserved.

5 Page





MT9M413C36STC arduino
www.DataSheet4U.com
1.3-MEGAPIXEL CMOS ACTIVE-PIXEL
DIGITAL IMAGE SENSOR
Figure 10:
Typical Example of TrueSNAP
Sequential Mode: Exposure Following
Readout
PG_N
TX_N
ROW_ADDR
1023
Exposure
time
Exposure
time
Figure 11:
Typical Example of TrueSNAP Single
Frame Mode
PG_N
TX_N
ROW_ADDR
1023
EXPOSURE TIME
“SLEEP” STATE
“SLEEP” STATE
Readout
0
Readout
Time
0
READOUT
TIME
TrueSNAP Single Frame
The MI-MV13 can run in single frame or snap-shot
mode in which one image is captured. In single frame
mode integration must be preceded with a void frame
read (selecting all addresses and applying
ROW_STRT_N) or PG_N and TX_N must be applied
together (for a minimum of 10 SYSCLK cycles) to clear
pixel and pixel memory. Holding PG_N and TX_N low
resets the photodioide (PG_N) and the analog memory
which is shorted to the photodiode by the TX_N
switch. To start integration both TX_N and PG_N are
released. To end integration and sample the signal into
memory TX_N is made low again for 10 clocks mini-
mum, up to 64 clocks (see Figure 6 on page 7). After
TX_N is returned to the high state there must be a
delay of >1 SYSCLK prior to lowering PG_N again to
erase charge in the photodetector.
ERS Mode
This mode is enabled by pulling PG_N high and
TX_N low.
Partial Scan Examples
The MI-MV13 can be partially scanned by sub-sam-
pling rows. The user may select which rows and how
many rows to include in a partial scan. For example,
with a 66-megahertz clock, a row time is approxi-
mately 2 microseconds, resulting in the following pos-
sibilities:
1 row in frame: 500,000 frames per second
2 rows in frame: 250,000 frames per second
10 rows in frame: 50,000 frames per second
100 rows in frame: 5,000 frames per second
256 rows in frame: 2,000 frames per second
512 rows in frame: 1,000 frames per second
1,024 rows in frame: 500 frames per second ...etc
Table 3: Pin Description
PIN NUMBER(S) SIGNAL NAME
DATA [99:0]
T13 DATA0
U14 DATA1
V15 DATA2
T14 DATA3
V16 DATA4
09005aef806807ca
MT9M413C36STC.fm - Ver. 3.0 1/04 EN
FUNCTION
Pixel data output bus that is ten pixels (100 bits) wide.
Bit 0 is the LSB (least significant bit) of the lowest order
pixel (See Table 2, Pixel Array, on page 7). In the group of ten pixels
being output, bit 9 is the MSB (most significant bit).
11
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2004 Micron Technology, Inc. All rights reserved.

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet MT9M413C36STC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MT9M413C36STC1.3-MEGAPIXEL CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSORMicron Technology
Micron Technology

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar