|
|
PDF ML610Q793 Data sheet ( Hoja de datos )
| Número de pieza | ML610Q793 | |
| Descripción | 8-bit Microcontroller | |
| Fabricantes | LAPIS Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ML610Q793 (archivo pdf) en la parte inferior de esta página. Total 24 Páginas | ||
|
No Preview Available !
ML610Q793
8-bit Microcontroller for Sensor Control
FEDL610Q793-01
Issue Date: 6/12/2013
■ General Description
The ML610Q793 is a high-performance 8-bit low power microcontroller optimized for sensor hub, that integrates LAPIS
Semiconductor’s original high-performance 8-bit CPU core with a 16-bit multiplier/divider co-processor, 64 kByte flash
memory, 4 kByte RAM, multiple interfaces for various sensors and host interfaces with 8kByte logging RAM in small footprint
package. The ML610Q793 is an ideal sensor hub microcontroller for smart phone to separate various sensors off from its
application processor and control them effectively for reducing total system power consumption.
■ Features
● CPU
—8-bit RISC CPU (CPU name: uX-U8/100)
—16-bit length instruction system
—Minimum instruction execution time
30.5 us (32.768 kHz system clock)
0.25 us (4.096 MHz system clock)
—Built-in coprocessor for multiplication, division, and multiply-accumulate operations
Multiplication (Input: 16-bit x 16-bit, Output: 32-bit)
Division (Input: 32-bit/16-bit, Output: 32-bit)
Multiply-accumulate (Input: 16-bit x 16-bit + 32-bit, Output: 32-bit)
● Internal memory
—64-kByte Flash ROM (32-kWord x 16-bit)
—4-kByte SRAM (4-kWord x 8-bit)
● Interrupt controller
—Non-maskable interrupt: 1 source
—Maskable interrupt: 29 sources
Number of internal sources: 13 (Timer: 6, ADC: 1, SPI: 1, I2C: 1, HOSTIF: 1, Arithmetic
circuit: 1, UART: 1, SIO: 1)
Number of external sources: 16
● Timer
—8-bit auto-reload timer x 6ch
—Watchdog timer (WDT) x 1ch
● Serial interface
—SPI interface with master function x 1ch
—I2C interface with master function x 1ch
—UART interface (two-wire, full duplex communication) x 1ch
—SIO interface (two-wire, half-duplex communication) x 1ch
● Host interface
—Serial interface with slave function (SPI/I2C selectable) x 1ch
—Outputs a host processor interrupt x 1ch (secondary function of general-purpose I/O port)
—8-kByte RAM for logging
1/24
1 page  
FEDL610Q793-01
ML610Q793
■ List of Pins
PIN
Symbol
Input/output Polarity
Function
No.
F5 AGND
G6 AVDD
G7 DGND
F7 DVDD
E6 VDDL
F6 VDDX
G1 I2C_SPISEL
E2 SDO_SDA_S
D2 SDI_SA1_S
D3 SCS_SA0_S
E1 SCLK_SCL_S
E7 SDA_M
E5 SCL_M
D1 SDO_M
C3 SDI_M
C2 SCS_M
C1 SCLK_M
G4 ADC_IN2
G5 ADC_IN1
E4 ADC_IN0
F4 VREF
B1 PC0_INT_S
D4 PC1
A4 PC2_RXD0
A2 PC3_TXD0
— — Analog GND
— — Analog power supply
— — Digital IO/core GND
— — Digital I/O power supply
— — Digital core power supply
— — Pins unused
I — Selects the interface with the host
I2C interface when I2C_SPISEL = 1
SPI interface when I2C_SPISEL = 0
IO — SDA of I2C slave interface when I2C_SPISEL = 1
O — SDO of SPI slave interface when I2C_SPISEL = 0
(This signal status is Hi-Z except for output data. )
I — I2C slave address when I2C_SPISEL = 1
I — SDI of SPI slave interface when I2C_SPISEL = 0
I — I2C slave address when I2C_SPISEL = 1
I Positive SCS of SPI slave interface when I2C_SPISEL = 0
I — SCL of I2C slave interface when I2C_SPISEL = 1
I — SCLK of SPI slave interface when I2C_SPISEL = 0
IO — SDA of I2C master interface
O — SCL of I2C master interface
O — SDO of SPI master interface
I — SDI of SPI master interface
O Positive SCS of SPI master interface
O — SCLK of SPI master interface
— — Successive ADC input 2
— — Successive ADC input 1
— — Successive ADC input 0
— — Successive ADC reference voltage input
IO — General-purpose input/output port for the primary function
O Negative Interrupt output for host interface for the secondary function
IO — General-purpose input/output port
IO — General-purpose input/output port for the primary function
I — Asynchronous SIO receive data for the secondary function
IO — General-purpose input/output port for the primary function
O — Asynchronous SIO transmit data for the secondary function
E3 PC4
IO — General-purpose input/output port
D5 PA0_EXI00 IO — General-purpose input/output port/external interrupt input
D6 PA1_EXI01 IO — General-purpose input/output port/external interrupt input
D7 PA2_EXI02 IO — General-purpose input/output port/external interrupt input
C5 PA3_EXI03 IO — General-purpose input/output port/external interrupt input
C6 PA4_EXI04 IO — General-purpose input/output port/external interrupt input
C7 PA5_EXI05 IO — General-purpose input/output port/external interrupt input
C4 PA6_EXI06 IO — General-purpose input/output port/external interrupt input
B6 PA7_EXI07 IO — General-purpose input/output port/external interrupt input
B7 PB0_EXI08 IO — General-purpose input/output port/external interrupt input
B5 PB1_EXI09 IO — General-purpose input/output port/external interrupt input
A6 PB2_EXI10 IO — General-purpose input/output port/external interrupt input
5/24
5 Page 
● Parameter Register PRMn (n = 0 to 9, A to C)
PRMn
7
PRMn[7]
6
PRMn [6]
5
PRMn [5]
R/W R/W R/W R/W
Initial
Value
0
0
0
4
PRMn [4]
R/W
0
PRMn[7:0]:
This register sets the parameters of commands.
3
PRMn [3]
R/W
0
2
PRMn [2]
R/W
0
FEDL610Q793-01
ML610Q793
1
PRMn [1]
R/W
0
0
PRMn [0]
R/W
0
● Command Entry Register ENT
76543210
ENT
—
—
—
—
—
—
— ENT
R/W R/W R/W R/W R/W R/W R/W R/W R/W
Initial
Value
0
0
0
0
0
0
0
0
ENT:
After a command is set, set this bit "1" to notify the CPU of the command. When the CPU receives the command,
this bit is cleared.
● Result Register RSLT n (n = 00 to 1F)
RSLTn
7
RSLTn[7]
6
RSLTn [6]
5
RSLTn [5]
R/W R/— R/— R/—
Initial
Value
0
0
0
4
RSLTn [4]
R/—
0
RSLTn[7:0]:
This register indicates the command processing result.
3
RSLTn [3]
R/—
0
2
RSLTn [2]
R/—
0
1
RSLTn [1]
R/—
0
0
RSLTn [0]
R/—
0
● Result Register RSLT20
RSLT20
7
RSLT20[7]
6
RSLT20 [6]
R/W
Initial
Value
R/—
X
R/—
X
5
RSLT20 [5]
R/—
X
4
RSLT20 [4]
R/—
X
3
RSLT20 [3]
R/—
X
2
RSLT20 [2]
R/—
X
1
RSLT20 [1]
R/—
X
0
RSLT20 [0]
R/—
X
RSLT20[7:0]:
This register indicates the command processing result. As this register has a FIFO structure, read data with the given
size.
This register can be written from a host processor only when using firmware update software which SDK offers.
For details. please refer to a [ML610Q793 SDK firm updates software manuals].
11/24
11 Page | ||
| Páginas | Total 24 Páginas | |
| PDF Descargar | [ Datasheet ML610Q793.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ML610Q793 | 8-bit Microcontroller | LAPIS Semiconductor |
| ML610Q794G | Sensor Control Hub 8-bit Microcontroller | LAPIS Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |