|
|
PDF MC145159-1 Data sheet ( Hoja de datos )
| Número de pieza | MC145159-1 | |
| Descripción | Serial-Input PLL Frequency Synthesizer | |
| Fabricantes | Motorola Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MC145159-1 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Serial-Input PLL Frequency
Synthesizer with Analog Phase
Detector
Interfaces with Dual–Modulus Prescalers
The MC145159–1 has a programmable 14–bit reference counter, as well as
fully programmable divide–by–N/divide–by–A counters. The counters are
programmed serially through a common data input and latched into the
appropriate counter latch, according to the last data bit (control bit) entered.
When combined with a loop filter and VCO, this device can provide all the
remaining functions for a PLL frequency synthesizer operating up to the
device’s frequency limit. For higher VCO frequency operations, a down mixer or
a dual–modulus prescaler can be used between the VCO and the PLL.
• Operating Temperature Range: – 40 to 85°C
• Low Power Consumption Through Use of CMOS Technology
• 3.0 to 9.0 V Supply Range
• On– or Off–Chip Reference Oscillator Operation
• Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
• ÷ R Range = 3 to 16383
• ÷ N Range = 16 to 1023, ÷ A Range = 0 to 127
• High–Gain Analog Phase Detector
• See Application Note AN969
Order this document
by MC145159–1/D
MC145159-1
20
1
P SUFFIX
PLASTIC DIP
CASE 738
20
1
DW SUFFIX
SOG PACKAGE
CASE 751D
VF SUFFIX
SSOP
CASE TBD
ORDERING INFORMATION
MC145159P1 Plastic DIP
MC145159DW1 SOG Package
MC145159VF1 SSOP
PIN ASSIGNMENTS
PLASTIC DIP
AND SOG PACKAGE
RO
OSCin
OSCout
CHARGE
VDD
FSO
VSS
MC
LD
fin
1
2
3
4
5
6
7
8
9
10
20 RR
19 VDD′
18 CH
17 APDout
16 VSS′
15 CR
14 SRout
13 ENB
12 DATA
11 CLK
SSOP
VSS′
APDout
CH
VDD′
RR
RO
OSCin
OSCout
CHARGE
VDD
1
2
3
4
5
6
7
8
9
10
20 CR
19 SRout
18 ENB
17 DATA
16 CLK
15 fin
14 LD
13 MC
12 VSS
11 FSO
REV 1
8/95
©MOMoTtoOroRla,OInLc.A1995
MC145159–1
1
1 page  
PIN DESCRIPTIONS
INPUT PINS
OSCin, OSCout
Oscillator Input and Oscillator Output (PDIP, SOG –
Pins 2, 3; SSOP – Pins 7, 8)
These pins form an on–chip reference oscillator when
connected to terminals of an external parallel–resonant
crystal. Frequency–setting capacitors of appropriate value
must be connected from OSCin to VSS and OSCout to
VSS. OSCin may also serve as input for an externally–gen-
erated reference signal. This signal will typically be ac
coupled to OSCin, but for larger amplitude signals (standard
CMOS logic levels), dc coupling may also be used. In the
external reference mode, no connection is required to
OSCout.
fin
Frequency Input (PDIP, SOG – Pin 10, SSOP – Pin 15)
Input to the positive edge triggered divide–by–N and di-
vide–by–A counters. fin is typically derived from a dual–
modulus prescaler and is ac coupled. This input has an
inverter biased in the linear region to allow use with ac
coupled signals as low as 500 mV peak–to–peak or direct
coupled signals swinging from VDD to VSS.
DATA
Serial Data Input (PDIP, SOG – Pin 12, SSOP – Pin 17)
Counter and control information is shifted into this input.
The last data bit entered goes into the one–bit control shift
register. A logic 1 allows the reference counter information to
be loaded into its 14–bit latch when ENB goes high. A logic 0
entered as the control bit disables the reference counter
latch. The divide–by–A/divide–by–N counter latch is loaded,
regardless of the contents of the control register, when ENB
goes high. The data entry format is shown in Figure 1.
ENB
Transparent Latch Enable (PDIP, SOG – Pin 13,
SSOP – Pin 18)
A logic high on this input allows data to be entered into the
divide–by–A/divide–by–N latch and, if the control bit is high,
into the reference counter latch. Counter programming is
unaffected when ENB is low. ENB should be kept normally
low and pulsed high to transfer data to the latches.
CLK
Shift Register Clock (PDIP, SOG – Pin 11, SSOP – Pin 16)
A low–to–high transition on this input shifts data from the
serial data input into the shift registers.
COMPONENT PINS
CR
Ramp Capacitor (PDIP, SOG – Pin 15, SSOP – Pin 20)
The capacitor connected from this pin to VSS′ is charged
linearly, at a rate determined by RR. The voltage on this
capacitor is proportional to the phase difference of the
frequencies present at the internal phase detector inputs. A
polystyrene or mylar capacitor is recommended.
RR
Ramp Current Bias Resistor (PDIP, SOG – Pin 20,
SSOP – Pin 5)
A resistor connected from this pin to VSS′ determines the
rate at which the ramp capacitor is charged, thereby affecting
the phase detector gain (see Figure 2).
CH
Hold Capacitor (PDIP, SOG – Pin 18, SSOP – Pin 3)
The charge stored on the ramp capacitor is transferred to
the capacitor connected from this pin to either VDD′ or VSS′.
The ratio of CR to CH should be large enough to have no
effect on the phase detector gain (CR > 10 CH). A low–leak-
age capacitor should be used.
RO
Output Bias Current Resistor (PDIP, SOG – Pin 1,
SSOP – Pin 6)
A resistor connected from this pin to VSS′ biases the output
N–Channel transistor, thereby setting a current sink on the
analog phase detector output. This resistor adjusts the
APDout bias current (see Figure 3).
OUTPUT PINS
APDout
Analog Phase Detector Output (PDIP, SOG – Pin 17,
SSOP – Pin 2)
This output produces a voltage that controls an external
VCO. The voltage range of this output (VDD = + 9 V) is from
below + 0.5 V to + 8 V or more. The source impedance of this
output is the equivalent of a source follower with an exter-
nally variable source resistor. The source resistor depends
upon the output bias current controlled by the output bias
current resistor, RO. The bias current is adjustable from
0.01 mA to 0.5 mA. The output voltage is not more than
1.05 V below the sampled point on the ramp. With a constant
sample of the ramp voltage at 9 V and the hold capacitor of
50 pF, the instantaneous output ripple is about 5 mV peak–
to–peak.
LATCHED WHEN
CONTROL BIT = 1
DATA IN
LAST A0
BIT LSB
CONTROL BIT
A6 N0
MSB LSB
N9 R0
MSB LSB
LATCHED WHEN
CONTROL BIT = 0
Figure 1. Data Entry Format
R13
MSB
SHIFT
REGISTER
OUT
MOTOROLA
MC145159–1
5
5 Page 
VF SUFFIX
SSOP
CASE TBD
PLACE WHEN GET CASE#
MOTOROLA
MC145159–1
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet MC145159-1.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MC145159-1 | Serial-Input PLL Frequency Synthesizer | Motorola Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |