|
|
PDF MPC5606BK Data sheet ( Hoja de datos )
| Número de pieza | MPC5606BK | |
| Descripción | Reference Manual Microcontroller | |
| Fabricantes | Freescale Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MPC5606BK (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
MPC5606BK Microcontroller
Reference Manual
Devices Supported:
MPC5606BK
MPC5605BK
MPC5606BKRM
Rev. 2
05/2014
1 page  
6.7 Frequency-modulated phase-locked loop (FMPLL) .....................................................................115
6.7.1 Introduction ..................................................................................................................115
6.7.2 Overview ......................................................................................................................115
6.7.3 Features .........................................................................................................................115
6.7.4 Memory map ................................................................................................................116
6.7.5 Register description ......................................................................................................116
6.7.6 Functional description ..................................................................................................120
6.7.7 Recommendations ........................................................................................................122
6.8 Clock monitor unit (CMU) ............................................................................................................123
6.8.1 Introduction ..................................................................................................................123
6.8.2 Main features ................................................................................................................123
6.8.3 Block diagram ..............................................................................................................124
6.8.4 Functional description ..................................................................................................124
6.8.5 Memory map and register description ..........................................................................126
Chapter 7
Clock Generation Module (MC_CGM)
7.1 Overview .......................................................................................................................................131
7.2 Features .........................................................................................................................................132
7.3 Modes of operation ........................................................................................................................133
7.3.1 Normal and reset modes of operation ...........................................................................133
7.4 External signal description ............................................................................................................133
7.5 Memory map and register definition .............................................................................................133
7.5.1 Register descriptions ....................................................................................................137
7.5.2 Output Clock Division Select Register (CGM_OCDS_SC) ........................................138
7.5.3 System Clock Select Status Register (CGM_SC_SS) ..................................................139
7.6 Functional Description ..................................................................................................................142
7.6.1 System Clock Generation .............................................................................................142
7.6.2 Output Clock Multiplexing ...........................................................................................143
7.6.3 Output Clock Division Selection ..................................................................................144
Chapter 8
Mode Entry Module (MC_ME)
8.1 Overview .......................................................................................................................................145
8.1.1 Features .........................................................................................................................145
8.1.2 Modes of operation .......................................................................................................146
8.2 External signal description ............................................................................................................147
8.3 Memory map and register definition .............................................................................................147
8.3.1 Register descriptions ....................................................................................................150
8.4 Functional description ...................................................................................................................163
8.4.1 Mode transition request ................................................................................................163
8.4.2 Modes details ................................................................................................................164
8.4.3 Mode transition process ................................................................................................167
8.4.4 Protection of mode configuration registers ..................................................................175
8.4.5 Mode transition interrupts ............................................................................................175
Freescale Semiconductor
MPC5606BK Microcontroller Reference Manual, Rev. 2
5
5 Page 
Chapter 22
Inter-Integrated Circuit Bus Controller Module (I2C)
22.1 Introduction ...................................................................................................................................397
22.1.1 Overview ......................................................................................................................397
22.1.2 Features .........................................................................................................................397
22.1.3 Block diagram ..............................................................................................................398
22.2 External signal description ............................................................................................................398
22.2.1 SCL ...............................................................................................................................398
22.2.2 SDA ..............................................................................................................................398
22.3 Memory map and register description ...........................................................................................398
22.3.1
22.3.2
22.3.3
22.3.4
22.3.5
22.3.6
22.3.7
Module memory map ...................................................................................................398
I2C Bus Address Register (IBAD) ...............................................................................399
I2C Bus Frequency Divider Register (IBFD) ...............................................................400
I2C Bus Control Register (IBCR) .................................................................................406
I2C Bus Status Register (IBSR) ....................................................................................407
I2C Bus Data I/O Register (IBDR) ...............................................................................408
I2C Bus Interrupt Configuration Register (IBIC) .........................................................409
22.4 DMA Interface ..............................................................................................................................409
22.5 Functional description ...................................................................................................................411
22.5.1 I-Bus protocol ...............................................................................................................411
22.5.2 Interrupts .......................................................................................................................414
22.6 Initialization/application information ............................................................................................415
22.6.1 I2C programming examples ..........................................................................................415
Chapter 23
LIN Controller (LINFlex)
23.1 Introduction ...................................................................................................................................421
23.2 Main features .................................................................................................................................421
23.2.1 LIN mode features ........................................................................................................421
23.2.2 UART mode features ....................................................................................................421
23.2.3 Features common to LIN and UART ...........................................................................421
23.3 General description .......................................................................................................................422
23.4 Fractional baud rate generation .....................................................................................................423
23.5 Operating modes ...........................................................................................................................425
23.5.1 Initialization mode ........................................................................................................426
23.5.2 Normal mode ................................................................................................................426
23.5.3 Low power mode (Sleep) .............................................................................................426
23.6 Test modes .....................................................................................................................................426
23.6.1 Loop Back mode ...........................................................................................................426
23.6.2 Self Test mode ..............................................................................................................427
23.7 Memory map and registers description .........................................................................................427
23.7.1 Memory map ................................................................................................................427
23.8 Functional description ...................................................................................................................453
23.8.1 UART mode ..................................................................................................................453
23.8.2 LIN mode ......................................................................................................................455
Freescale Semiconductor
MPC5606BK Microcontroller Reference Manual, Rev. 2
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MPC5606BK.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MPC5606BK | Microcontroller | Freescale Semiconductor |
| MPC5606BK | Reference Manual Microcontroller | Freescale Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |