PDF 3BS3LJ Data sheet ( Hoja de datos )

Número de pieza 3BS3LJ
Descripción ICE3BS03LJG
Fabricantes Infineon 
Logotipo Infineon Logotipo

Hay una vista previa y un enlace de descarga de 3BS3LJ (archivo pdf) en la parte inferior de esta página.

Total 25 Páginas

No Preview Available ! 3BS3LJ Hoja de datos, Descripción, Manual

Version 2.0, 6 Dec 2007
F3 PWM controller
Off-Line SMPS Current Mode
Controller with integrated 500V
Startup Cell ( Latched and
frequency jitter Mode )
Power Management & Supply
Never stop thinking.

1 page

3BS3LJ pdf
F3 PWM controller
Pin Configuration and Functionality
1 Pin Configuration and Functionality
1.1 Pin Configuration with PG-DSO-8
1.2 Pin Functionality
Pin Symbol Function
1 BL extended Blanking and Latch off
2 FB Feedback
3 CS Current Sense
4 Gate Gate driver output
5 HV High Voltage input
6 n.c. Not Connected
7 VCC Controller Supply Voltage
8 GND Controller Ground
BL (extended Blanking and Latch off enable)
The BL pin combines the fun ctions of extendable
blanking time for en tering the Auto Restart Protection
Mode and the external latch off enable. The extendable
blanking time func tion is to ex tend the built-in 2 0ms
blanking time by adding an external capacitor at BL to
ground. Th e external latch off enable func tion is an
external a ccess to la tch of f the IC . I t is tr iggered by
pulling down the BL pin to less than 0.25V.
FB (Feedback)
The information about the regulation is provided by the
FB Pin to the internal Protection Unit and to the internal
PWM-Comparator to control the d uty cycle. The F B-
Signal is the only co ntrol in case of light loa d at the
Active Burst Mode.
Package PG-DSO-8
BL 1
CS (Current Sense)
The Current Sense pin se nses the v oltage developed
on the s eries res istor inse rted in th e so urce o f the
Power MOSFET. If CS reaches the internal th reshold
of the Current Limit Comp arator, the Drive r ou tput is
immediately switche d off. Furthermore, this c urrent
information ca n be u sed to re alize the Current Mode
operation through the PWM-Comp arator where it
compares with FB signal.
FB 2
CS 3
7 VCC The Gate pin is the output of the internal driver stage
connected to the Gate of an external power MOSFET.
6 N.C. HV (High Voltage)
5 HV
The high voltage Pin is connected to the rectified DC
input vo ltage. It is th e inp ut for the integrated 500V
Startup cell.
Figure 1
Pin Configuration PG-DSO-8(top view)
VCC (Power supply)
The VCC pin is the po sitive supply of the IC. The
operating range is between 10.5V and 26V.
GND (Ground)
The GND pin is the ground of the controller.
Version 2.0 5 6 Dec 2007

5 Page

3BS3LJ arduino
F3 PWM controller
Functional Description
decrease gradually and the duty ratio of the gate drive
increases gr adually. The S oft S tart will be fin ished in
20ms (TSoft-Start) after the IC is switched on. At the end
of the Soft Start period, the current sink is switched off.
In add ition to Start-Up , So ft-Start is a lso ac tivated at
each restart attempt during Auto Restart.
The Start-Up time TStart-Up before the converter output
voltage VOUT is settled, mus t be shorter than the Soft-
Start Phase TSoft-Start (see Figure 13).
By means of Soft-Start ther e is an ef fective
minimization of c urrent a nd vo ltage stresses on th e
external power MOSFE T, the cla mp circ uit and th e
output overshoot and it helps to prev ent saturation of
the transformer during Start-Up.
3.5 PWM Section
t Oscillator
Duty Cycle
PWM Section
t Jitter
Figure 12 Gate drive signal under Soft-Start Phase
Within the soft start period, the duty cycle is increasing
from zero to maximum gradually (see Figure 12).
Soft Start
Soft Start
Gate Driver
G8 R Q
Figure 13 Start Up Phase
Figure 14 PWM Section Block
The oscillator generates a fixe d freq uency of 65KHz
with frequency jittering of ±4% (which is ±2.6KHz) at a
t jittering period of 4ms.
A capacitor, a current source and a current sink which
determine the frequency are integrated. The charging
and discharging current of the implem ented oscillator
capacitor are internally trimmed, in orde r to achieve a
very ac curate sw itching frequency. T he ratio of
controlled c harge to discharge c urrent is adjusted to
t reach a maximum duty cycle limitation of Dmax=0.75.
Once the Soft Start period is over and when the IC goes
into normal operating mode, the switching frequency of
the clock is v aried by the control signal from the So ft
Version 2.0 11 6 Dec 2007

11 Page

PáginasTotal 25 Páginas
PDF Descargar[ Datasheet 3BS3LJ.PDF ]

Hoja de datos destacado

Número de piezaDescripciónFabricantes

Número de piezaDescripciónFabricantes

High Voltage 3 phase Motor Driver IC.


12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.    |   2020   |  Privacy Policy  |  Contacto  |  Buscar