|
|
Número de pieza | AK5358 | |
Descripción | 24-Bit ADC | |
Fabricantes | Asahi Kasei Microsystems | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de AK5358 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
No Preview Available ! www.DataSheet.co.kr
ASAHI KASEI
[AK5358]
AK5358
96kHz 24-Bit ∆Σ ADC
GENERAL DESCRIPTION
The AK5358 is a stereo A/D Converter with wide sampling rate of 8kHz ∼ 96kHz and is suitable for
consumer to professional audio system. The AK5358 achieves high accuracy and low cost by using
Enhanced dual bit ∆Σ techniques. The AK5358 requires no external components because the analog
inputs are single-ended. The audio interface has two formats (MSB justified, I2S) and can correspond to
various systems like DTV, DVR and AV Receiver.
FEATURES
Linear Phase Digital Anti-Alias Filtering
Single-ended Input
Digital HPF for DC-Offset cancel
S/(N+D): 92dB
DR:
102dB
S/N:
102dB
Sampling Rate Ranging from 8kHz to 96kHz
Master Clock:
256fs/384fs/512fs/768fs (8kHz ∼ 48kHz)
256fs/384fs
(48kHz ∼ 96kHz)
Input level: CMOS
Master / Slave Mode
Audio Interface: 24bit MSB justified / I2S selectable
Power Supply: 4.5 ∼ 5.5V (Analog), 2.7 ∼ 3.6V (Digital)
Ta = −20 ∼ 85°C
Small 16pin TSSOP Package
AK5357/59/81 Pin-compatible
VA AGND VD DGND
MCLK
AINL
AINR
VCOM
∆Σ
Modulator
∆Σ
Modulator
Voltage Reference
Decimation
Filter
Decimation
Filter
Clock Divider
Serial I/O
Interface
LRCK
SCLK
SDTO
CKS2 CKS1 CKS0
PDN
DIF
MS0438-E-00
-1-
2005/11
Datasheet pdf - http://www.DataSheet4U.net/
1 page www.DataSheet.co.kr
ASAHI KASEI
[AK5358]
ANALOG CHARACTERISTICS
(Ta=25°C; VA=5.0V, VD=3.3V; AGND=DGND=0V; fs=48kHz, 96kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit
Data; Measurement frequency=20Hz ∼ 20kHz at fs=48kHz, 40Hz ∼ 40kHz at fs=96kHz; unless otherwise specified)
Parameter
min typ max Units
ADC Analog Input Characteristics:
Resolution
24 Bits
Input Voltage
(Note 5)
2.7 3.0 3.3 Vpp
S/(N+D)
fs=48kHz
−1dBFS
82 92
dB
BW=20kHz
−60dBFS
-
39
dB
fs=96kHz
−1dBFS
- 90
dB
BW=40kHz
−60dBFS
-
38
dB
DR (−60dBFS, A-weighted)
94 102
dB
S/N (A-weighted)
94 102
dB
Input Resistance
fs=48kHz
fs=96kHz
Interchannel Isolation
Interchannel Gain Mismatch
Gain Drift
Power Supply Rejection
(Note 6)
13
9
90
-
20
14
110
0.1 0.5
100 -
50
Power Supplies
Power Supply Current
Normal Operation (PDN pin = “H”)
VA 12 18
VD (fs=48kHz)
35
VD (fs=96kHz)
69
Power down mode (PDN pin = “L”)
(Note 7)
VA+VD
10 100
Note 5. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to VA voltage.
Vin = 0.6 x VA (Vpp).
Note 6. PSR is applied to VA and VD with 1kHz, 50mVpp.
Note 7. All digital input pins and CKS1 pin are held VD or DGND.
kΩ
kΩ
dB
dB
ppm/°C
dB
mA
mA
mA
µA
MS0438-E-00
-5-
2005/11
Datasheet pdf - http://www.DataSheet4U.net/
5 Page www.DataSheet.co.kr
ASAHI KASEI
[AK5358]
OPERATION OVERVIEW
System Clock
MCLK, SCLK and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with
MCLK, however the phase is not critical. Table 1 shows the relationship of typical sampling frequency and the system
clock frequency. MCLK frequency, SCLK frequency and master/slave are selected by CKS2-0 pins as shown in Table 2.
All external clocks (MCLK, SCLK and LRCK) must be present unless PDN pin = “L”. If these clocks are not provided,
the AK5358 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not
present, place the AK5358 in power-down mode (PDN pin = “L”). In master mode, the master clock (MCLK) must be
provided unless PDN pin = “L”.
fs
32kHz
44.1kHz
48kHz
96kHz
MCLK
256fs
384fs
512fs
8.192MHz 12.288MHz 16.384MHz
11.2896MHz 16.9344MHz 22.5792MHz
12.288MHz 18.432MHz 24.576MHz
24.576MHz 36.864MHz
N/A
Table 1. System Clock Example
768fs
24.576MHz
33.8688MHz
36.864MHz
N/A
Mode
0
1
2
3
4
5
6
7
CKS2
L
L
L
L
H
H
H
H
CKS1
L
L
H
H
L
L
H
H
CKS0
L
H
L
H
L
H
L
H
Input Level Master/Slave
MCLK
CMOS
Slave
256/384fs (8k≤fs≤96k)
512/768fs (8k≤fs≤48k)
Reserved
CMOS
Master
256fs (8k≤fs≤96k)
CMOS
Master
512fs (8k≤fs≤48k)
Reserved
Reserved
CMOS
Master
384fs (8k≤fs≤96k)
CMOS
Master
768fs (8k≤fs≤48k)
Table 2. Operation Mode Select
Note 13. SDTO outputs 16bit data at SCLK=32fs.
SCLK
≥ 48fs or 32fs
(Note 13)
64fs
64fs
64fs
64fs
MS0438-E-00
- 11 -
2005/11
Datasheet pdf - http://www.DataSheet4U.net/
11 Page |
Páginas | Total 17 Páginas | |
PDF Descargar | [ Datasheet AK5358.PDF ] |
Número de pieza | Descripción | Fabricantes |
AK5351 | Enhanced Dual bit 20bit ADC | Asahi Kasei Microsystems |
AK5352 | 96kHz Sampling 20bit ADC | Asahi Kasei Microsystems |
AK5353 | 96kHz 24-BIT ADC | Asahi Kasei Microsystems |
AK5354 | LOW POWER 20-BIT ADC | Asahi Kasei Microsystems |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |