|
|
PDF AK4121A Data sheet ( Hoja de datos )
| Número de pieza | AK4121A | |
| Descripción | ASYNCHRONOUS SAMPLE RATE CONVERTER | |
| Fabricantes | Asahi Kasei Microsystems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AK4121A (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
www.Da[tAaSKhe4et14U21.coAm]
AK4121A
Asynchronous Sample Rate Converter
GENERAL DESCRIPTION
The AK4121A is a stereo asynchronous sample rate converter. The input sample rate ranges from
8kHz to 96kHz. The output sample rate is 32kHz, 44.1kHz, 48kHz or 96kHz. Since the internal PLL
eliminates the need for a master clock in slave mode, the AK4121 simplifies the system design.
Therefore, the AK4121A is suitable for applications requiring multiple sample rates, such as Car Audio,
DVD recorders, and digital audio recording.
FEATURES
Stereo asynchronous sample rate converter
Input sample rate range (FSI): 8kHz to 96kHz
Output sample rate (FSO): 32kHz/44.1kHz/48kHz/96kHz
Input to output Sample rate ratio: FSO/FSI = 0.33 to 6
THD+N: –113dB
I/F format: MSB justified, LSB justified (24/20/16bit) and I2S
Clock for Master mode: 256/384/512/768fso
De-emphasis filter: 32kHz/44.1kHz/48kHz
SRC Bypass mode
Soft Mute function
Power Supply: VDD: 3.0 to 3.6V, TVDD: 3.0 to 5.5V (for input tolerant)
Ta: –40 to +85°C
PDN
DEM0 DEM1
SMUTE
TVDD VDD DVSS
SDTI
ILRCK
IBICK
Serial
Audio
I/F
De-em
filter
Sample
Rate
Converter
soft
mute
AVSS
FILT
PLL
Serial
Audio
I/F
(MCLK)
SDTO
OLRCK
OBICK
CMODE2
CMODE1
CMODE0
IDIF2 IDIF1 IDIF0
ODIF1 ODIF0
MS0337-E-02
-1-
2007/07
1 page  
www.Da[tAaSKhe4et14U21.coAm]
DIGITAL FILTER
(Ta=−40∼85°C; VDD=3.0∼3.6V; TVDD=3.0~5.5V)
Parameter
Symbol
min
typ
max Units
Digital Filter
Passband −0.001dB 0.985 ≤ FSO/FSI ≤ 6.000 PB
0
0.4583FSI kHz
0.905 ≤ FSO/FSI < 0.985 PB
0
0.4167FSI kHz
0.714 ≤ FSO/FSI < 0.905 PB
0
0.3195FSI kHz
0.656 ≤ FSO/FSI < 0.714 PB
0
0.2852FSI kHz
0.536 ≤ FSO/FSI < 0.656 PB
0
0.2245FSI kHz
0.492 ≤ FSO/FSI < 0.536 PB
0
0.2003FSI kHz
0.452 ≤ FSO/FSI < 0.492 PB
0
0.1781FSI kHz
0.333 ≤ FSO/FSI < 0.452 PB
0
0.1092FSI kHz
Stopband
0.985 ≤ FSO/FSI ≤ 6.000 SB 0.5417FSI
kHz
0.905 ≤ FSO/FSI < 0.985 SB 0.5021FSI
kHz
0.714 ≤ FSO/FSI < 0.905 SB 0.3965FSI
kHz
0.656 ≤ FSO/FSI < 0.714 SB 0.3643FSI
kHz
0.536 ≤ FSO/FSI < 0.656 SB 0.2974FSI
kHz
0.492 ≤ FSO/FSI < 0.536 SB 0.2732FSI
kHz
0.452 ≤ FSO/FSI < 0.492 SB 0.2510FSI
kHz
0.333 ≤ FSO/FSI < 0.452 SB 0.1822FSI
kHz
Passband Ripple
PR
±0.01
dB
Stopband Attenuation
SA 96
dB
Group Delay
(Note 6)
GD
-
57.5
- 1/fs
Note 6. This value is the time from the rising edge of LRCK after data is input to rising edge of LRCK after data is
output, when LRCK for Output data corresponds with LRCK for Input.(at 20bit MSB justified, 16bit and 20bit
LSB justified)
DC CHARACTERISTICS
(Ta=−40∼85°C; VDD=3.0~3.6V; TVDD=3.0~5.5V)
Parameter
Symbol
min
typ
max Units
Power Supply Current
Normal operation:
FSI=FSO=48kHz at Slave Mode: VDD=3.3V
10 - mA
FSI=FSO=96kHz at Master Mode: VDD=3.3V
20 - mA
: VDD=3.6V
40 mA
Power down: PDN = “L”
(Note 7)
10 100 μA
High-Level Input Voltage
VIH 0.7xVDD
-
-V
Low-Level Input Voltage
VIL -
-
0.3xVDD
V
High-Level Output Voltage
Low-Level Output Voltage
Input Leakage Current
(Iout=−400μA)
(Iout=400μA)
VOH
VOL
Iin
VDD-0.4
-
-
-
-
-
-V
0.4 V
± 10 μA
Note 7. All digital inputs including clock pins are held DVSS.
MS0337-E-02
-5-
2007/07
5 Page 
www.Da[tAaSKhe4et14U21.coAm]
■ Soft Mute Operation
When the SMUTE pin changes to “H”, the output signal is attenuated from 0dB to −∞dB during 1024 OLRCK cycles.
When the SMUTE pin returns to “L”, the attenuation is cancelled and the output signal gradually changes to 0dB during
1024 OLRCK cycles. If the soft mute is cancelled before attenuating to −∞, the attenuation is discontinued and returns
to 0dB by the same cycles. The soft mute is effective for changing the signal source.
SMUTE
0dB
Attenuation Level
at SDTO
-∞dB
(1)
(2)
(1)
Notes:
(1) Transition time. 1024 OLRCK cycles (1024/fso).
(2) If the soft mute is cancelled before attenuating to −∞ after starting the operation, the attenuation is discontinued
and returned to 0dB by the same number of clock cycles.
Figure 8. Soft Mute
■ De-emphasis Filter
A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates (tc=50/15µs) and is enabled or disabled
with DEM0 and DEM1.
Mode
0
1
2
3
DEM1
L
L
H
H
DEM0
L
H
L
H
De-emphasis filter
44.1kHz
OFF
48kHz
32kHz
Table 4. De-emphasis Filter Control
MS0337-E-02
- 11 -
2007/07
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet AK4121A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AK4121 | ASYNCHRONOUS SAMPLE RATE CONVERTER | Asahi Kasei Microsystems |
| AK4121A | ASYNCHRONOUS SAMPLE RATE CONVERTER | Asahi Kasei Microsystems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |