PDF TDA9881 Data sheet ( Hoja de datos )

Número de pieza	TDA9881
Descripción	Alignment-free vision and FM sound IF PLL demodulator
Fabricantes	NXP Semiconductors
Logotipo
Hay una vista previa y un enlace de descarga de TDA9881 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas
No Preview Available ! TDA9881 www.DataSheet4U.com Alignment-free vision and FM sound IF PLL demodulator for negative modulated TV standards Rev. 01 — 16 November 2004 Product data sheet 1. General description The TDA9881 is an alignment-free multistandard (PAL and NTSC) vision and sound IF signal PLL demodulator for negative modulation, including Quasi Split Sound (QSS) or intercarrier FM processing. 2. Features s 5 V supply voltage s Gain controlled wideband Vision Intermediate Frequency (VIF) ampliﬁer; AC-coupled s Multistandard true synchronous demodulation for negative modulated standards with active carrier regeneration: very linear demodulation, good intermodulation ﬁgures, reduced harmonics and excellent pulse response s Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free, frequencies switchable via logic pin VIF0 and pin QSSO with resistor s Digital acquisition help circuit, VIF frequencies of 38.0 MHz, 38.9 MHz, 45.75 MHz and 58.75 MHz s 4 MHz reference frequency input signal from Phase-Locked Loop (PLL) tuning system or operating as crystal oscillator s VIF Automatic Gain Control (AGC) detector for gain control; operating as peak sync detector s VIF AGC monitor output at pin VAGC s Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter s TakeOver Point (TOP) adjustable with potentiometer s Fully integrated sound carrier trap for 4.5 MHz, 5.5 MHz, 6.0 MHz and 6.5 MHz; controlled by FM PLL oscillator s Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode; PLL controlled s SIF AGC for gain controlled SIF ampliﬁer; single reference QSS mixer able to operate in high performance single reference QSS mode or in intercarrier mode; switchable via SIF input pins s Alignment-free selective FM PLL demodulator with high linearity and low noise. 3. Applications s TV, VTR, PC and Set-Top Box (STB) applications. 1 page Philips Semiconductors 7. Pinning information 7.1 Pinning TDA9881 www.DataSheet4U.com Alignment-free vision and FM sound IF PLL demodulator VIF1 1 VIF2 2 i.c. 3 FMPLL 4 DEEM 5 AFD 6 DGND 7 FMSO 8 TOP 9 FM1 10 FM0 11 QSSO 12 TDA9881TS 24 SIF2 23 SIF1 22 VAGC 21 AFC 20 VP 19 VPLL 18 AGND 17 CVBS 16 AMUTE0 15 REF 14 TAGC 13 VIF0 001aab340 Fig 2. Pin conﬁguration for SSOP24. terminal 1 index area i.c. FMPLL DEEM AFD DGND n.c. FMSO TOP 1 2 3 4 5 6 7 8 TDA9881HN 24 VAGC 23 AFC 22 VP 21 VPLL 20 AGND 19 n.c. 18 CVBS 17 AMUTE0 001aab344 Transparent top view Fig 3. Pin conﬁguration for HVQFN32. 9397 750 13417 Product data sheet Rev. 01 — 16 November 2004 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. 5 of 42 5 Page Philips Semiconductors TDA9881 www.DataSheet4U.com Alignment-free vision and FM sound IF PLL demodulator 8.13 Audio ampliﬁer and mute time constant The audio ampliﬁer consists of two parts: • AF preampliﬁer • AF output ampliﬁer. The AF preampliﬁer used for FM sound is an operational ampliﬁer with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator is 5 mV (RMS) for a frequency deviation of 27 kHz and is ampliﬁed by 30 dB. By using a DC operating point control circuit (with external capacitor CAF), the AF preampliﬁer is decoupled from the PLL DC voltage. The low-pass characteristic of the ampliﬁer reduces the harmonics of the sound intercarrier signal at the AF output terminal. For FM sound a switchable de-emphasis network (with external capacitor) is implemented between the preampliﬁer and the output ampliﬁer. The de-emphasis time constant with 50 µs or 75 µs depends on the FM carrier selection via pins FM0 and FM1; see Table 5. The AF output ampliﬁer provides the required AF output level by a rail-to-rail output stage. A preceding stage makes use of an input selector for switching between the FM sound and mute state. Switching to the mute state is controlled automatically, depending on the digital acquisition help circuit should the VCO of the FM PLL not be in the required frequency window. This is done by a time constant: fast for switching to the mute state and slow (typically 40 ms) for switching to the non-mute state. Auto mute can be disabled via pin AMUTE0; see Table 6. 8.14 Internal voltage stabilizer The band gap circuit internally generates a voltage of approximately 2.4 V, independent of the supply voltage and the temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.55 V which is used as an internal reference voltage. 8.15 Logic The logic circuit detects the logic level at the logic ports VIF0, QSSO, FM0, FM1 and AMUTE0 and controls the internal functions; see Table 4 to Table 6. In the event that all logic ports are open-circuit (high-ohmic or CMOS HIGH level) TV standard NTSC with a vision carrier frequency of 45.75 MHz, an FM sound carrier frequency of 4.5 MHz, de-emphasis with 75 µs time constant and auto mute on is selected. Table 4: VIF frequency selection QSSO VIF0 No resistor at pin pin open-circuit No resistor at pin pin connected to ground 2.2 kΩ resistor to ground at pin pin open-circuit 2.2 kΩ resistor to ground at pin pin connected to ground VIF frequency (MHz) 45.75 38.9 58.75 38.0 9397 750 13417 Product data sheet Rev. 01 — 16 November 2004 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. 11 of 42 11 Page

Páginas	Total 30 Páginas
PDF Descargar	[ Datasheet TDA9881.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
TDA9880	Alignment-free multistandard vision and FM sound IF-PLL demodulator	NXP Semiconductors
TDA9881	Alignment-free vision and FM sound IF PLL demodulator	NXP Semiconductors
TDA9882	Alignment-free multistandard vision and QSS FM sound IF PLL demodulator	NXP Semiconductors
TDA9884TS	I2C-bus controlled multistandard alignment-free IF-PLL	NXP Semiconductors

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar