|
|
PDF ADC1413D Data sheet ( Hoja de datos )
| Número de pieza | ADC1413D | |
| Descripción | Dual 14-bit ADC | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADC1413D (archivo pdf) en la parte inferior de esta página. Total 43 Páginas | ||
|
No Preview Available !
ADC1413D series
www.DataSheet4U.com
Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;
serial JESD204A interface
Rev. 04 — 23 April 2010
Preliminary data sheet
1. General description
The ADC1413D is a dual-channel 14-bit Analog-to-Digital Converter (ADC) optimized for
high dynamic performances and low power at sample rates up to 125 Msps. Pipelined
architecture and output error correction ensure the ADC1413D is accurate enough to
guarantee zero missing codes over the entire operating range. Supplied from a 3 V source
for analog and a 1.8 V source for the output driver, it embeds two serial outputs. Each lane
is differential and complies with the JESD204A standard. An integrated Serial Peripheral
Interface (SPI) allows the user to easily configure the ADC. A set of IC configurations is
also available via the binary level control pins taken, which are used at power-up. The
device also includes a SPI programmable full-scale to allow flexible input voltage range
from 1 V to 2 V (peak-to-peak).
Excellent dynamic performance is maintained from the baseband to input frequencies of
170 MHz or more, making the ADC1413D ideal for use in communications, imaging, and
medical applications.
2. Features and benefits
SNR, 72 dBFS; SFDR, 86 dBc
Sample rate up to 125 Msps
Clock input divider by 2 for less jitter
contribution
3 V, 1.8 V power supplies
Flexible input voltage range:
1 V to 2 V (peak-to-peak)
Two configurable serial outputs
INL ± 1 LSB; DNL ± 0.5 LSB
Pin compatible with the ADC1213D
series
HVQFN56 package
Input bandwidth, 600 MHz
Power dissipation, 995 mW at 80 Msps
SPI register programming
Duty cycle stabilizer
High IF capability
Offset binary, two’s complement, gray
code
Power-down mode and Sleep mode
Compliant with JESD204A serial
transmission standard
3. Applications
Wireless and wired broadband
communications
Spectral analysis
Ultrasound equipment
Portable instrumentation
Imaging systems
Software defined radio
1 page  
NXP Semiconductors
ADC1413D series
www.DataSheet4U.com
ADC1413D series; serial JESD204A interface
Table 2.
Symbol
SENSE
VREF
VDDA
Pin description …continued
Pin Type [1]
54 I
55 I/O
56 P
Description
reference programming pin
voltage reference input/output
analog power supply 3 V
[1] P: power supply; G: ground; I: input; O: output; I/O: input/output.
[2] OTRA stands for “Over The Range A”. OTRB stands for “Over The Range” B
7. Limiting values
Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
Min
VDDA
VDDD
ΔVCC
Tstg
Tamb
Tj
analog supply voltage
digital supply voltage
supply voltage difference
storage temperature
ambient temperature
junction temperature
VDDA − VDDD
[1] −0.4
[2] −0.4
<tbd>
−55
−40
-
Max
+4.6
+2.5
<tbd>
+125
+85
125
Unit
V
V
V
°C
°C
°C
[1] The supply voltage VDDA may have any value between −0.5 V and +7.0 V provided that the supply voltage
differences ΔVCC are respected.
[2] The supply voltage VDDD may have any value between −0.5 V and +5.0 V provided that the supply voltage
differences ΔVCC are respected.
8. Thermal characteristics
Table 4.
Symbol
Rth(j-a)
Rth(j-c)
Thermal characteristics
Parameter
Conditions Typ
thermal resistance from junction to ambient
[1] 17.8
thermal resistance from junction to case
[1] 6.8
[1] Value for six layers board in still air with a minimum of 25 thermal vias.
Unit
K/W
K/W
ADC1413D_SER_4
Preliminary data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 04 — 23 April 2010
© NXP B.V. 2010. All rights reserved.
5 of 43
5 Page 
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
11. Clock and digital output timing
Table 7. Characteristics
Symbol
Parameter
Conditions
Clock timing input: pins CLKP and CLKM
fclk
tlat(data)
δclk
clock frequency
data latency time
clock duty cycle
clock cycles
DCS_EN = 1:
en
td(s)
twake
sampling delay time
wake-up time
ADC1413D065
ADC1413D080
ADC1413D105
ADC1413D125
Unit
Min Typ Max Min Typ Max Min Typ Max Min Typ Max
20 -
307 -
30 50
65 60 -
850 250 -
70 30 50
80 75 -
283 190 -
70 30 50
105 100 -
226 160 -
70 30 50
125 Msps
170 ns
70 %
- 0.8 - - 0.8 - - 0.8 - - 0.8 - ns
- <tbd> - - <tbd> - - <tbd> - - <tbd> - ns
[1] Typical values measured at VDDA = 3 V, VDDD = 1.8 V, Tamb = 25 °C. Minimum and maximum values are across the full temperature range Tamb = −40 °C to +85 °C at VDDA = 3 V,
VDDD = 1.8 V; VI (INAP, INBP) − VI (INAM, INBM) = −1 dBFS; internal reference mode; 100 W differential applied to serial outputs; unless otherwise specified.
11 Page | ||
| Páginas | Total 43 Páginas | |
| PDF Descargar | [ Datasheet ADC1413D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADC1413D | Dual 14-bit ADC | NXP Semiconductors |
| ADC1413D065 | Dual 14 bits ADC/ 65 80 105 or 125 Msps/ serial JESD204A interface | NXP Semiconductors |
| ADC1413D080 | Dual 14 bits ADC/ 65 80 105 or 125 Msps/ serial JESD204A interface | NXP Semiconductors |
| ADC1413D105 | Dual 14 bits ADC/ 65 80 105 or 125 Msps/ serial JESD204A interface | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |