|
|
PDF AK4201 Data sheet ( Hoja de datos )
| Número de pieza | AK4201 | |
| Descripción | Stereo Cap-less HP-Amp | |
| Fabricantes | Asahi Kasei Microsystems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AK4201 (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
CONFIDENTIAL
[AK4201]
= Preliminary =
AK4201
Stereo Cap-less HP-Amp
GENERAL DESCRIPTION
The AK4201 is an audio stereo cap-less headphone amplifier. The AK4201 eliminates the need for large
DC-blocking capacitors with a built-in Charge-pump circuit. The PSRR (Power supply Rejection Ratio)
can achieve to 100dB with a built-in regulator, and it can output 2Vrms with excellent linearity when used
as lineout amplifier. The AK4201 is available in tiny 12-pin USON (2.2 X 2.9mm), saving board space,
cost, and component height.
www.DataSheet4U.com
FEATURE
Stereo Cap-less Amplifier (No DC-blocking capacitors required)
High PSRR (100dB at 217Hz)
Output Power:
65 mW x 2ch @ 16Ω, AVDD=PVDD=5.0V, THD+N=-40dB
30 mW x 2ch @ 16Ω, AVDD=PVDD=3.3V, THD+N=-40dB
Output Noise Level: 11µVrms (Ri=20kΩ, Rf=30kΩ)
Line-Out level:
2.0Vrms @ 5kΩ, AVDD=PVDD=5.0V
2.0Vrms @ 5kΩ, AVDD=PVDD=3.3V
Regulator built-in
THD+N:
-60 dB @ 16Ω, 50mW, AVDD=PVDD=5.0V
-60 dB @ 16Ω, 20mW, AVDD=PVDD=3.3V
-90 dB @ 5kΩ, 2Vrms, AVDD=PVDD=5.0V
-90 dB @ 5kΩ, 2Vrms, AVDD=PVDD=3.3V
Low Power Shutdown Mode
0.1µA (typ)
Adjustable Gain Range:
-16 dB ~ 16dB
Pop noise free at power-ON/OFF
Power Supply: 2.6V ~ 3.6V or 4.5V ~ 5.5V
Ta: −40 ∼ 85°C
Package: 12pin USON (2.2 x 2.9mm, 0.5mm pitch)
Rev 0.2
2008/07
-1-
1 page  
CONFIDENTIAL
[AK4201]
ABSOLUTE MAXIMUM RATING
(VSS1=VSS2 =0V (Note 1))
Parameter
Symbol
min
Power Supplies: Analog
AVDD
−0.3
(Note 2) Charge Pump
PVDD
−0.3
Input Current, Any Pin Except Supplies
IIN -
Input Voltage (Note 3)
VIN −0.3
Ambient Temperature (powered applied)
Ta −40
Storage Temperature
Tstg −65
Maximum Power Dissipation (Note 4)
Pd -
max
6.0
6.0
±10
(AVDD + 0.3) or 6.0
85
150
TBD
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
Units
V
V
mA
V
°C
°C
W
www.DataSheet4U.com
RECOMMEND OPERATING CONDITIONS
(VSS1=VSS2 =0V (Note 1))
Parameter
Symbol
min
Power
Supplies (Note 5)
Analog
Charge Pump
Difference
AVDD, PVDD
AVDD − PVDD
4.5
2.6
-0.3
typ
5.0
3.3
0
max Units
5.5
3.6
V
0.3 V
Parameter
External Input Resistance
External Feedback Resistance
Load
Resistance (LOUT, ROUT pins)
Capacitance (LOUT, ROUT pins)
Capacitance (LIN, RIN pins)
Symbol
Ri
Rf
RL
CL
Csum
min typ max Units
10 - 100 kΩ
10 - 100 kΩ
16 -
-Ω
- - 300 pF
- - 20 pF
Note 1. All voltages are respect to ground.
Note 2. VSS1 and VSS2 must be connected to the same analog plane.
Note 3. LIN, RIN, PDN pin
The maximum value is low value either (AVDD+0.3) V or 6.0V.
Note 4. 2ch Output Power (Po, when load is 16Ω) should be less TBD W.
Note 5. The power up sequence among AVDD, PVDD is not critical. The PDN pin should be held to “L” when
powered-up. The PDN pin should be set to “H” after all power supplies are powered-up. The PDN pin should be
held to “L”, when powered-down. Operation by the power-supply voltage from 3.6 to 4.5V is prohibited.
Note: AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.
Rev 0.2
2008/07
-5-
5 Page 
CONFIDENTIAL
SYSTEM DESIGN
[AK4201]
Ci Ri
Analog Input 0.22µ 20kΩ
Rf
30kΩ
Top View
1 LIN
RIN 12
2 LOUT
ROUT 11
Rf
30kΩ
Ri Ci
20kΩ 0.22µ Analog Input
Power Supply
4.5∼5.5V,
2.6∼3.6V
Power Supply
4.5∼5.5V,
2.6∼3.6V
www.DataSheet4U.com
10µ+ 0.1µ
10µ 0.1µ
+
3 AVDD
4 VSS1
5 PVDD
6 CN
PVEE 10
VSS2 9
PDN 8
CP 7
1µ (+)
1µ
(+)
DSP or μP
Note:
1. The PDN pin should be held to “L” when powered-up. The PDN pin should be set to “H” after all power supplies are
powered-up. When power-down the AK4201, the PDN pin should be held to “L”.
Refer to “Power-Up/Down Sequence” to avoid pop noise when power-up/down the AK4201.
1) Power-Up
The power should be ON when the PDN pin = “L”. The PDN pin should be set to “H” 150ns after all power supplies
(AVDD, PVDD) are ON. 150ns “L” time or more is needed to reset the AK4201.
2) Power-Down
The AK4201 should be powered-down when the PDN pin = “L”.
2. 1uF~2.2uF ceramic capacitors (±35% including temperature characteristics and piece-to-piece variations)should be
connected to between the Cp and Cn pins, and the VSS1 and PVEE1 pins.
3. Both lines from the LIN pin and RIN pin to each Input resistance Ri and feedback resistance Rf should be short as
possible.
4. A capacitor should be connected to the each LIN and RIN pin for AC coupling.
Rev 0.2
- 11 -
2008/07
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet AK4201.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AK4201 | Stereo Cap-less HP-Amp | Asahi Kasei Microsystems |
| AK4203 | Stereo Cap-less LINE-Amp and Video-Amp |  AKM |
| AK4204 | Stereo Cap-less LINE-Amp and Video-Amp | AKM |
| AK4205 | Ultra Low Noise and Distortion Headphone Amp | AKM |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |