DataSheet.es    


PDF IS41LV4405x Data sheet ( Hoja de datos )

Número de pieza IS41LV4405x
Descripción 4M x 4 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
Fabricantes Integrated Silicon Solution 
Logotipo Integrated Silicon Solution Logotipo



Hay una vista previa y un enlace de descarga de IS41LV4405x (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! IS41LV4405x Hoja de datos, Descripción, Manual

IS41C4405X
IS41LV4405X SERIES
4M x 4 (16-MBIT) DYNAMIC RAM
WITH FAST PAGE MODE
ISSI®
www.DataSheet4U.com
JUNE 2001
FEATURES
• Fast Page Mode Access Cycle
• TTL compatible inputs and outputs
• Refresh Interval:
-- 2,048 cycles/32 ms
-- 4,096 cycles/64 ms
• Refresh Mode: RAS-Only,
CAS-before-RAS (CBR), and Hidden
• Single power supply:
5V±10% or 3.3V ± 10%
• Byte Write and Byte Read operation via two CAS
• Industrial temperature range -40°C to 85°C
DESCRIPTION
The ISSI 4405x Series is a 4,194,304 x 4-bit high-performance
CMOS Dynamic Random Access Memory. The Fast
Page Mode allows 2,048 or 4096 random accesses within
a single row with access cycle time as short as 20 ns per
4-bit word.
These features make the 4405x Series ideally suited for
high-bandwidth graphics, digital signal processing,
high-performance computing systems, and peripheral
applications.
The 4405x Series is packaged in a 24-pin 300-mil SOJ
with JEDEC standard pinouts.
PRODUCT SERIES OVERVIEW
Part No.
IS41C44052
IS41C44054
IS41LV44052
IS41LV44054
Refresh
2K
4K
2K
4K
Voltage
5V ± 10%
5V ± 10%
3.3V ± 10%
3.3V ± 10%
KEY TIMING PARAMETERS
Parameter
-50 -60 Unit
RAS Access Time (tRAC)
50 60 ns
CAS Access Time (tCAC)
13 15 ns
Column Address Access Time (tAA) 25 30 ns
Fast Page Mode Cycle Time (tPC)
20 25 ns
Read/Write Cycle Time (tRC)
84 104 ns
PIN CONFIGURATION
24 (26) Pin SOJ
VCC
I/O0
I/O1
WE
RAS
*A11(NC)
1
2
3
4
5
6
A10
A0
A1
A2
A3
VCC
7
8
9
10
11
12
24 GND
23 I/O3
22 I/O2
21 CAS
20 OE
19 A9
18 A8
17 A7
16 A6
15 A5
14 A4
13 GND
PIN DESCRIPTIONS
A0-A11
A0-A10
I/O0-3
WE
OE
RAS
CAS
Vcc
GND
NC
Address Inputs (4K Refresh)
Address Inputs (2K Refresh)
Data Inputs/Outputs
Write Enable
Output Enable
Row Address Strobe
Column Address Strobe
Power
Ground
No Connection
* A11 is NC for 2K Refresh devices.
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. C
06/24/01
1

1 page




IS41LV4405x pdf
IS41C4405X
IS41LV4405X SERIES
ELECTRICAL CHARACTERISTICS(1)
(Recommended Operating Conditions unless otherwise noted.)
ISSI ®
www.DataSheet4U.com
Symbol Parameter
Test Condition
VCC Speed Min. Max. Unit
IIL Input Leakage Current Any input 0V VIN Vcc
Other inputs not under test = 0V
5 5 µA
IIO
Output Leakage Current
Output is disabled (Hi-Z)
0V VOUT Vcc
5 5 µA
VOH Output High Voltage Level
IOH = 5.0 mA, Vcc = 5V
IOH = 2.0 mA, Vcc = 3.3V
2.4 V
VOL Output Low Voltage Level
IOL = 4.2 mA, Vcc = 5V
IOL = 2 mA, Vcc = 3.3V
0.4 V
ICC1 Standby Current: TTL
RAS, CAS VIH Commercial
Industrial
5V
3.3V
5V
3.3V
2 mA
0.5
3
2
ICC2 Standby Current: CMOS RAS, CAS VCC 0.2V
5V 1 mA
3.3V
0.5
ICC3 Operating Current:
RAS, CAS,
Random Read/Write(2,3)
Address Cycling, tRC = tRC (min.)
Average Power Supply Current
ICC4 Operating Current:
RAS= VIL, CAS VIH
Fast Page Mode(2,3,4)
tRC = tRC (min.)
Average Power Supply Current
ICC4
Refresh Current:
RAS-Only(2,3)
RAS Cycling, CAS VIH
tRC = tRC (min.)
Average Power Supply Current
-50 120 mA
-60 110
-50 90 mA
-60 80
-50 120 mA
-60 110
ICC5 Refresh Current:
RAS, CAS Cycling
CBR(2,3,5)
tRC = tRC (min.)
Average Power Supply Current
-50 120 mA
-60 110
Notes:
1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device
operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each Fast Page cycle.
5. Enables on-chip refresh and address counters.
Integrated Silicon Solution, Inc. 1-800-379-4774
Rev. C
06/24/01
5

5 Page





IS41LV4405x arduino
IS41C4405X
IS41LV4405X SERIES
FAST-PAGE-MODE EARLY WRITE CYCLE (OE = DON'T CARE)
RAS
tCRP
CAS
tASR
ADDRESS
Row
WE
I/O
tRAS
tRC
tRCD
tCSH
tRSH
tCAS tCLCH
tRAD
tRAH
tASC
tAR
tRAL
tCAH
tACH
Column
tWCR
tWCS
tCWL
tRWL
tWCH
tWP
tDHR
tDS
tDH
Valid Data
ISSI ®
www.DataSheet4U.com
tRP
Row
Dont Care
Integrated Silicon Solution, Inc. 1-800-379-4774
Rev. C
06/24/01
11

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet IS41LV4405x.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IS41LV44052B4M x 4 (16-MBIT) DYNAMIC RAMISSI
ISSI
IS41LV4405x4M x 4 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODEIntegrated Silicon Solution
Integrated Silicon Solution

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar