|
|
PDF SPHE1003A Data sheet ( Hoja de datos )
| Número de pieza | SPHE1003A | |
| Descripción | DVB-T STB A/V SoC | |
| Fabricantes | Sunplus | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SPHE1003A (archivo pdf) en la parte inferior de esta página. Total 29 Páginas | ||
|
No Preview Available !
SuFnopSDrlVuP德BsH-T克CES1o威T0Bn0fAi3Ud/VAesSn/eoAtCiOxalnly
Preliminary
Nov. 25, 2007
Version 0.1
SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY CO.
is believed to be accurate and reliable. However, SUNPLUS TECHNOLOGY CO. makes no warranty for any errors which may appear in this document.
Contact SUNPLUS TECHNOLOGY CO. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by
SUNPLUS TECHNOLOGY CO. for any infringement of patent or other rights of third parties which may result from its use. In addition, SUNPLUS products
are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may
reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.
1 page  
3.BLOCK DIAGRAM
Preliminary
SPHE1003A/Ax
EPROM / SRAM
EPROM /
SRAM
RISC
PLLv PLLa
Power control
RTC
controller
icache dcache
Audio
lUSB 2.0
Intr. control
DSP
tiaUSB host
Timer
icache mem
fiden OnlySDRAM/16or/32
SDRAM
controller
on seVideo
C Uencoder
lus 威Video output
Video DAC
SuFnopr 德克SDor MemoryStick
Memory Card
interface
RISC DMA
OSD
decoder
Sub-picture
decoder
Video post-
processing
Bootstrap
Generic
DMA
MPEG
video
decoder
Figure 3-1: SPHE1003Ax block diagram
Demux
Demod
I/O
processor
GPIO
UART
Audio DAC
Audio
interface
IF interface
IR / VFD / (I2C)
GPIO
UART / Smartcard
Audio analog out
IEC958 out
© Sunplus Confidential
Contents are subject to change without Notice
5
Nov. 25, 2007
Preliminary Version: 0.1
5 Page 
Preliminary
SPHE1003A/Ax
LQFP-216:
Symbol
SM_MX0
SM_MX1
SM_MX2
SM_MX3
SM_MX4
R_MX0
R_MX1
R_MX2
R_MX3
VDD_O1
R_MX4
R_MX5
R_MX6
R_MX7
VDD_K1
R_MX8
R_MX9
R_MX10
R_MX11
R_MX12
R_MX13
R_MX14
R_MX15
R_MX16
R_MX17
VSS_1
R_MX18
R_MX19
R_MX20
R_MX21
R_MX22
R_MX23
R_MX24
R_MX25
R_MX26
VDD_O2
R_MX27
R_MX28
R_MX29
R_MX30
R_MX31
R_MX32
R_MX33
Pin # I/O
Description
1 I/O GPIO[0] / SM_IO
BOTTOM
2 I/O GPIO[1] / SM_CLK
3 I/O GPIO[2] / SM_PRES
4 I/O GPIO[3] / SM_RST
5 I/O GPIO[4] / SM_VCCB
6 I/O GPIO[5] / R_A[17] / CF_D[3] / SMC_D[7] / VORGB_G[0] / VO601_VS
l7 I/O GPIO[6] / R_A[19] / CF_D[11] / SMC_D[6] / VORGB_G[1] / VO601_HS
tia8 I/O GPIO[7] / R_A[10] / CF_CS0_B / SMC_D[5] / VORGB_G[2] / VO601_Y[0]
9 I/O GPIO[8] / R_D[7] / CF_CS1_B / SMC_D[4] / VORGB_G[3] / VO601_Y[1]
en ly10 PWR 3.3V I/O power
11 I/O GPIO[9] / SMC_D[3] / TSI_CLK / VO656_CLK / VOSRGB_D[0]
fid n12 I/O GPIO[10] / SMC_D[2] / TSI_SYNC / VO656_D[0] / VOSRGB_D[1]
O13 I/O GPIO[11] / SMC_D[1] / TSI_DEN / VO656_D[1] / VOSRGB_D[2]
on e14 I/O GPIO[12] / SMC_D[0] / TSI_D[7] / VO656_D[2] / VOSRGB_D[3]
s15 PWR 1.8V kernel power
C16 I/O GPIO[13] / R_D[2] / VORGB_B[0] / VO601_Y[6]
U17 I/O GPIO[14] / R_D[1] / VORGB_B[1] / VO601_Y[7]
s18 I/O GPIO[15] / R_D[0] / VORGB_B[2] / VO601_C[0]
lu 威19 I/O GPIO[16] / R_OE_B / VORGB_B[3] / VO601_C[1]
p20 I/O GPIO[17] / SD_CLK / MS_CLK / SMC_WP_B / TSI_D[6] / VO656_D[3] / VOSRGB_D[4]
n 克21 I/O GPIO[18] / SD_CMD / MS_BS / SMC_WE_B / TSI_D[5] / VO656_D[4] / VOSRGB_D[5]
u22 I/O GPIO[19] / SD_D[0] / MS_D[0] / SMC_ALE / TSI_D[4] / VO656_D[5] / VOSRGB_D[6]
S 德23 I/O GPIO[20] / SD_D[1] / MS_D[1] / SMC_CLE / TSI_D[3] / VO656_D[6] / VOSRGB_D[7]
r24 I/O GPIO[21] / SD_D[2] / MS_D[2] / SMC_CE_B / TSI_D[2] / VO656_D[7] / VOSRGB_CLK
o25 I/O GPIO[22] / SD_D[3] / MS_D[3] / SMC_RE_B / TSI_D[1] / VOSRGB_DEN / HD_VCLK / VGA_CLK
F26 GND Ground for 1.8V and 3.3V
27 I/O GPIO[23] / SMC_RDY / TV_VS
28 I/O GPIO[24] / SMC_CE_B / SMC_ALE / TV_HS
29 I/O GPIO[25] / SPI_CS_B[1] / SMC_CLE / TSI_ERR / SPDIF
30 O SPI_CS_B[0] / SMC_CLE / TSI_ERR / SPDIF
31 I/O SPI_D[0]
32 O SPI_CLK
33 I/O GPIO[26] / SPI_D[1]
34 I/O GPIO[27] / SPI_D[2] / SMC_D[7]
35 I/O GPIO[28] SPI_D[3] / SMC_D[6]
36 PWR 3.3V I/O power
37 I/O GPIO[29] / SD_CLK / MS_CLK / SMC_D[5] / TSI_CLK
38 I/O GPIO[30] / SD_CMD / MS_BS / SMC_D[4] / TSI_SYNC
39 I/O GPIO[31] / SD_D[0] / MS_D[0] / SMC_D[0] / TSI_DEN
40 I/O GPIO[70] / SD_D[1] / MS_D[1] / SMC_D[2] / TSI_D[0]
41 I/O GPIO[33] / SD_D[2] / MS_D[2] / SMC_D[1]
42 I/O GPIO[34] / SD_D[3] / MS_D[3] / SMC_D[0]
43 I/O GPIO[35] / R_A[14]
© Sunplus Confidential
Contents are subject to change without Notice
11
Nov. 25, 2007
Preliminary Version: 0.1
11 Page | ||
| Páginas | Total 29 Páginas | |
| PDF Descargar | [ Datasheet SPHE1003A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SPHE1003A | DVB-T STB A/V SoC | Sunplus |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |