|
|
PDF CY2CC810 Data sheet ( Hoja de datos )
| Número de pieza | CY2CC810 | |
| Descripción | 1:10 Clock Fanout Buffer | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CY2CC810 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
CY2CC810
1:10 Clock Fanout Buffer
Features
• Low-voltage operation
• VDD range from 2.5V to 3.3V
• 1:10 fanout
• Over voltage tolerant input hot swappable
• Drives either a 50-Ohm or 75-Ohm transmission line
• Low-input capacitance
• 250 ps typical output-to-output skew
• 19 ps typical DJ jitter
• Typical propagation delay < 3.5 ns
• High-speed operation > 500 MHz
• Industrial versions available
• Available packages include: SOIC, SSOP
Block Diagram
VDD
IN
INPUT
GND
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
OUTPUT
(AVCMOS)
Description
The Cypress series of network circuits are produced using
advanced 0.35-micron CMOS technology, achieving the
industry’s fastest logic and buffers.
The Cypress CY2CC810 fanout buffer features one input and
ten outputs. Designed for data communications clock
management applications, the large fanout from a single input
reduces loading on the input clock.
AVCMOS-type outputs dynamically adjust for variable
impedance matching and reduce noise overall.
.
Pin Configuration
IN
GND
Q1
VDD
Q2
GND
Q3
VDD
Q4
GND
1
2
3
4
5
6
7
8
9
10
20 VDD
19 Q10
18 Q9
17 GND
16 Q8
15 VDD
14 Q7
13 GND
12 Q6
11 Q5
20 pin SOIC/SSOP
Pin Description
Pin Number
1
2, 6, 10, 13, 17
4, 8, 15, 20
3, 5, 7, 9, 11, 12, 14, 16, 18, 19
Pin Name
IN
GND
VDD
Q1... Q10
Description
Input
LVCMOS
Ground
Power
Power Supply
Power
Output
AVCMOS
Cypress Semiconductor Corporation
Document #: 38-07056 Rev. *E
• 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Revised September 5, 2006
1 page  
www.DataSheet4U.com
Figure 4. Voltage WaveformsPropagation Delay Times[4]
Input
1.25 V
1.25 V
2.0 V
0V
tPLH
Output
1.25 V
tPHL
VOH
1.25 V
VOL
Parameter Measurement Information: VDD @ 3.3V
Figure 5. Load Circuit [3,4,5]
From Output
Under Test
CL = 50 pF
500 ohm
CY2CC810
Figure 6. Voltage Waveforms–Pulse Duration[6]
Input
Input
tw(50-50)
1.5V
1.5V
tw(20-80)
1.5V
2.7V
0V
2.7V
0V
Figure 7. Point to Point Load Circuit[3,4,5]
From Output
Under Test
CL = 3 pF
500 ohm
Figure 8. Voltage Waveforms Propagation Delay Times[4]
Input
1.5V
tPLH
Output
1.5V
1.5V
2.7V
0V
tPHL
1.5V VOH
VOL
Document #: 38-07056 Rev. *E
Page 5 of 9
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet CY2CC810.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CY2CC810 | 1:10 Clock Fanout Buffer | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |