|
|
PDF CMP0817BA0-P70I Data sheet ( Hoja de datos )
| Número de pieza | CMP0817BA0-P70I | |
| Descripción | CMOS LPRAM | |
| Fabricantes | Fidelix | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CMP0817BA0-P70I (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
www.DCatMaSPhe0et48U1.c7omBA0-P70I
Document Title
512K x 16 bit Super Low Power and Low Voltage Full CMOS RAM
Revision History
Revision
No.
0.0
0.1
0.2
0.3
0.4
0.5
History
Initial Draft
Corrected timing diagrams & functions (about CS2)
Removed 60ns part
Added Power Up Sequence
Removed VCCQ related information & typo.
Added “RoHS compliant” descriptions
CMOS LPRAM
Draft date
Jul. 04th, 2006
Aug. 16th, 2006
Aug. 21st, 2006
Sep. 6th, 2006
Dec. 15th, 2006
Apr. 06th, 2007
Remark
Final
Final
Final
Final
Final
Final
1 Revision 0.5
Apr. 2007
1 page  
www.DCatMaSPhe0et48U1.c7omBA0-P70I
AC OPERATING CONDITIONS
TEST CONDITIONS(Test Load and Input/Output Reference)
Input pulse level : 0.2 to VCC-0.2V
Input rising and falling time : 5ns
Input and output reference voltage : 0.5*VCC
Output load(see right) : CL=30pF+1TTL
CMOS LPRAM
1TTL
30pf
AC CHARACTERISTICS(VCC=2.7V~3.6V, Industrial product : TA=-40 to 85’C)
Parameter List
Symbol
70ns
Read Cycle Time
Address Access Time
Chip Select to Output
Output Enable to Valid Output
Min Max
tRC 70 80k
tAA -
70
tCO -
70
tOE -
25
/UB, /LB Access Time
tBA -
70
Read
Chip Select to Low-Z Output
/UB, /LB Enable to Low-Z Output
tLZ
tBLZ
10
10
-
-
Output Enable to Low-Z Output
tOLZ
5
-
Chip Disable to High- Z Output
tHZ 0
5
/UB, /LB Disable to High- Z Output
tBHZ
0
5
Output Disable to High- Z Output
tOHZ
0
5
Output Hold from Address Change
tOH 5
-
Write Cycle Time
tWC
70
80k
Chip Select to End of Write
tCW 60
-
Address Set-up Time
tAS 0
-
Address Valid to End of Write
tAW 60
-
Write
/UB, /LB Valid to End of Write
Write Pulse Width
tBW 60
tWP 50
-
-
Write Recovery Time
tWR 0
-
Write to Output High-Z
tWHZ
0
5
Data to Write Time Overlap
tDW 20
-
Data Hold from Write Time
End Write to Output Low-Z
/CS High Pulse Width1)
tDH
tOW
tCP
0
5
10
-
-
-
1. /CS High Pulse Width is defined by /CS or (/UB and /LB) because /UB & /LB can make standby mode when /UB=High and /LB=High.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5 Revision 0.5
Apr. 2007
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet CMP0817BA0-P70I.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CMP0817BA0-P70I | CMOS LPRAM | Fidelix |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |