PDF CY7C1338B Data sheet ( Hoja de datos )

Número de pieza	CY7C1338B
Descripción	128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
Fabricantes	Cypress Semiconductor
Logotipo
Hay una vista previa y un enlace de descarga de CY7C1338B (archivo pdf) en la parte inferior de esta página. Total 18 Páginas
No Preview Available ! 338B CY7C1338B 128K x 32 Synchronous-Flow-Through 3.3V Cache RAM Features Functional Description • Supports 117-MHz microprocessor cache systems with zero wait states • 128K by 32 common I/O • Fast clock-to-output times — 7.5 ns (117-MHz version) • Two-bit wraparound counter supporting either inter- leaved or linear burst sequence • Separate processor and controller address strobes www.DataSheet4Up.croomvide direct interface with the processor and external cache controller • Synchronous self-timed write • Asynchronous output enable • 3.3V/ 2.5V I/Os • JEDEC-standard pinout • 100-pin TQFP packaging • ZZ “sleep” mode • Available in Commercial and Industrial Temperatures The CY7C1338B is a 3.3V, 128K by 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter cap- tures the first address in a burst and increments the address automatically for the rest of the burst access. The CY7C1338B allows both interleaved and linear burst se- quences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input. A synchronous self-timed write mechanism is provided to sim- plify the write interface. A synchronous chip enable input and an asynchronous output enable input provide easy control for bank selection and output three-state control. Logic Block Diagram CLK ADV ADSC ADSP A[16:0] GW BWE BW 3 BW 2 17 BW 1 BW 0 CE1 CE2 CE 3 MODE (A0,A1) 2 BURST Q0 CE COUNTER CLR Q1 Q ADDRESS CE D REGISTER 15 D DQ[31:24] Q BYTEWRITE REGISTERS D DQ[23:16] Q BYTEWRITE REGISTERS D DQ[15:8] Q BYTEWRITE REGISTERS D DQ[7:0] Q BYTEWRITE REGISTERS D CE ENABLE REGISTER Q CLK 15 17 128K X 32 MEMORY ARRAY 32 32 OE ZZ SLEEP CONTROL INPUT REGISTERS CLK DQ[31:0] Selection Guide Maximum Access Time (ns) Maximum Operating Current (mA) Maximum Standby Current (mA) Pentium is a registered trademark of Intel Corporation. -117 -100 7.5 8.0 350 325 2.0 2.0 Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Document #: 38-05143 Rev. Revised September 6, 2001 1 page CY7C1338B data lines are three-stated once a write cycle is detected, re- gardless of the state of OE. Single Write Accesses Initiated by ADSC This write access is initiated when the following conditions are satisfied at clock rise: (1) CE1, CE2, and CE3 are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write input signals (GW, BWE, and BW[3:0]) indicate a write access. ADSC is ignored if ADSP is active LOW. The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the RAM core. The information presented to DQ[31:0] will be written into the specified address location. Byte writes are allowed. During www.DataSheecbt4oyUnte.tcrwoolmrsiteDsQ, B[2W3:106]c,oanntrdolBsWDQS3[7:c0o],nBtrWol1s controls DQ[15:8], BW2 DQ[31:24]. All I/Os are three-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to DQ[31:0]. As a safety precaution, the data lines are three-stated once a write cycle is detected, re- gardless of the state of OE. Burst Sequences The CY7C1338B provides an on-chip 2-bit wraparound burst counter inside the SRAM. The burst counter is fed by A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to an interleaved burst sequence. ZZ Mode Electrical Characteristics Parameter ICCZZ tZZS tZZREC Description Snooze mode standby current Device operation to ZZ ZZ recovery time Test Conditions ZZ > VDD − 0.2V ZZ > VDD − 0.2V ZZ < 0.2V Table 1. Counter Implementation for the Intel Pentium®/80486 Processor’s Sequence First Address AX + 1, Ax 00 01 10 11 Second Address AX + 1, Ax 01 00 11 10 Third Address AX + 1, Ax 10 11 00 01 Fourth Address AX + 1, Ax 11 10 01 00 Table 2. Counter Implementation for a Linear Sequence First Address AX + 1, Ax 00 01 10 11 Second Address AX + 1, Ax 01 10 11 00 Third Address AX + 1, Ax 10 11 00 01 Fourth Address AX + 1, Ax 11 00 01 10 Sleep Mode The ZZ input pin is an asynchronous input. Asserting ZZ HIGH places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Ac- cesses pending when entering the “sleep” mode are not con- sidered valid nor is the completion of the operation guaran- teed. The device must be deselected prior to entering the “sleep” mode. CE1, CE2, CE3, ADSP, and ADSC must remain inactive for the duration of tZZREC after the ZZ input returns LOW. Leaving ZZ unconnected defaults the device into an ac- tive state. Min. 2tCYC Max. 10 2tCYC Unit mA ns ns Document #: 38-05143 Rev. Page 5 of 18 5 Page Timing Diagrams (continued) Read Cycle Timing[13, 15] CY7C1338B CLK Single Read tCYC tCH Burst Read Unselected Pipelined Read tADS www.DataSheet4U.com tADH tCL ADSP ignored with CE1 inactive ADSP tADS ADSC ADV tADVS tADH tAS tADVH ADD RD1 RD2 tAH GW tWS tWH WE CE1 tCES tCEH ADSC initiated read Suspend Burst RD3 tWS tWH CE1 masks ADSP CE2 tCES CE3 tCES OE Data Out Unselected with CE2 tCEH tCEH tEOV tOEHZ tCDV 11aa tCLZ tDOH 2a 2b = DON’T CARE 2c 2c 2d = UNDEFINED 3a tCHZ Note: 15. RDx stands for Read Data from Address X. Document #: 38-05143 Rev. ** Page 11 of 18 11 Page

Páginas	Total 18 Páginas
PDF Descargar	[ Datasheet CY7C1338B.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
CY7C1338	128K x 32 Synchronous-Flow-Through 3.3V Cache RAM	Cypress Semiconductor
CY7C1338B	128K x 32 Synchronous-Flow-Through 3.3V Cache RAM	Cypress Semiconductor
CY7C1338F	4-Mb (128K x 32) Flow-Through Sync SRAM	Cypress Semiconductor
CY7C1338G	4-Mbit Flow-Through Sync SRAM	Cypress Semiconductor

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar