|
|
PDF LP62S2048A-T Data sheet ( Hoja de datos )
| Número de pieza | LP62S2048A-T | |
| Descripción | 256K X 8 BIT LOW VOLTAGE CMOS SRAM | |
| Fabricantes | AMIC Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LP62S2048A-T (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
LP62S2048A-T Series
Preliminary
256K X 8 BIT LOW VOLTAGE CMOS SRAM
Document Title
256K X 8 BIT LOW VOLTAGE CMOS SRAM
Revision History
Rev. No. History
0.0 Initial issue
Issue Date
June 24, 2002
Remark
Preliminary
PRELIMINARY (June, 2002, Version 0.0)
1
AMIC Technology, Inc.
1 page  
LP62S2048A-T Series
Absolute Maximum Ratings*
VCC to GND . . . . . . . .. . . . . . . . . . . . . -0.5V to + 4.6V
IN, IN/OUT Volt to GND . . . . . . . . . -0.5V to VCC + 0.5V
Operating Temperature, Topr . . . . . . . . -25°C to + 85°C
Storage Temperature, Tstg . . .. . . . . . . -55°C to + 125°C
Temperature Under Bias, Tbias .. . . . . . -10°C to + 85°C
Power Dissipation, PT . . . . . . . . . . . . . . . . . . . . . . 0.7W
Soldering Temp. & Time . . . . . . . . . . . . . 260°C, 10 sec
*Comments
Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to this device.
These are stress ratings only. Functional operation of this
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied or intended. Exposure to the absolute
maximum rating conditions for extended periods may
affect device reliability.
DC Electrical Characteristics (TA = -25°C to + 85°C, VCC = 2.7V to 3.3V, GND = 0V)
Symbol
Parameter
ILI Input Leakage Current
LP62S2048A-55LLT LP62S2048A-70LLT
Min.
Max.
Min.
Max.
Unit
Conditions
- 1 - 1 µA VIN = GND to VCC
CE1 = VIH or CE2 = VIL
ILO Output Leakage Current
-
1
-
1 µA or OE = VIH or WE = VIL
VI/O = GND to VCC
Active Power Supply
ICC Current
- 3 - 3 mA CE1 = VIL, CE2 = VIH
II/O = 0mA
ICC1
Dynamic Operating
Current
ICC2
Min. Cycle, Duty = 100%
- 25 - 20 mA CE1 = VIL, CE2 = VIH
II/O = 0mA
CE1 = VIL, CE2 = VIH
- 5 - 5 mA VIH = VCC, VIL = 0V
f = 1 MHZ, II/O = 0mA
ISB - 0.5 - 0.5 mA CE1 = VIH or CE2 =VIL
ISB1
Standby Power Supply
Current
-
10
-
CE1 ≥ VCC - 0.2V
10 µA VIN ≥ 0V
ISB2
-
10
-
10
µA
CE2 ≤ 0.2V
VIN ≥ 0V
VOL Output Low Voltage
- 0.4 - 0.4 V IOL = 2.1mA
VOH Output High Voltage
2.2 - 2.2 - V IOH = -1.0mA
PRELIMINARY (June, 2002, Version 0.0)
5
AMIC Technology, Inc.
5 Page 
Timing Waveforms (continued)
Write Cycle 2
(Chip Enable Controlled)
Address
CE1
CE2
WE
DIN
DOUT
(4)
tAS1
(4)
tWC
tAW
tCW5
tCW5
tWP2
tDW
tWHZ7
LP62S2048A-T Series
tWR3
tDH
Notes: 1. tAS is measured from the address valid to the beginning of Write.
2. A Write occurs during the overlap (tWP) of a low CE1, a high CE2 and a low WE .
3. tWR is measured from the earliest of CE1 or WE going high or CE2 going low to the end of the Write cycle.
4. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transition or after
the WE transition, outputs remain in a high impedance state.
5. tCW is measured from the later of CE1 going low or CE2 going high to the end of Write.
6. OE is continuously low. ( OE = VIL)
7. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.
PRELIMINARY (June, 2002, Version 0.0)
11
AMIC Technology, Inc.
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet LP62S2048A-T.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LP62S2048A-I | 256K X 8 BIT LOW VOLTAGE CMOS SRAM | AMIC Technology |
| LP62S2048A-T | 256K X 8 BIT LOW VOLTAGE CMOS SRAM | AMIC Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |