|
|
PDF MAX9471 Data sheet ( Hoja de datos )
| Número de pieza | MAX9471 | |
| Descripción | (MAX9471 / MAX9472) Multiple-Output Clock Generators | |
| Fabricantes | Maxim Integrated Products | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MAX9471 (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
19-0524; Rev 1; 8/06
Multiple-Output Clock Generators with
Dual PLLs and OTP
General Description
The MAX9471/MAX9472 multipurpose clock generators
are ideal for consumer and communication applica-
tions. The MAX9471/MAX9472 feature two buffered
phase-locked loop (PLL) outputs that can be indepen-
dently set from 4MHz to 200MHz. These devices also
provide one (MAX9472) or two (MAX9471) buffered
outputs of the reference clock.
The MAX9471 outputs a set of MPEG/AC3 audio and
video frequencies most commonly used in consumer
applications. The MAX9472 outputs a set of common
audio frequencies. These frequencies are selected
through an I2C† interface (MAX9471) or by setting the
three-level FS pins. The MAX9471/MAX9472 feature a
one-time-programmable (OTP) ROM, allowing one-time
programming of the two PLL outputs.
The MAX9471/MAX9472 include two basic configura-
tions. In one configuration, the OTP ROM sets PLL1 out-
put to any frequency between 4MHz to 200MHz, and
the I2C interface (MAX9471) or programmable pins set
the PLL2 output frequency to a set of audio and video
frequencies. In the other configuration, the OTP ROM
sets both PLL1 and PLL2 frequencies to fixed values
betweenwww.DataSheet4U.com 4MHz to 200MHz. In both cases, the reference
output is available, but the OTP ROM can disable it.
The OTP ROM on the MAX9471/MAX9472 is factory set
based on the customer requirements. Contact the factory
for samples with preferred frequencies.
The devices operate from a 3.3V supply and are specified
over the -40°C to +85°C extended temperature range.
The MAX9471 is available in a 20-pin TQFN package. The
MAX9472 is available in a 14-pin TSSOP package.
Applications
Digital TVs
Communication Systems
Data Networking Systems
Set-Top Boxes
Home Entertainment Centers
Multimedia PCs
†Purchase of I2C components from Maxim Integrated Products,
Inc., or one of its sublicensed Associated Companies, conveys
a license under the Philips I2C Patent Rights to use these com-
ponents in an I2C system, provided that the system conforms
to the I2C Standard Specification as defined by Philips.
Features
♦ 5MHz to 50MHz Input Clock Reference
♦ Crystal or Input-Clock-Based Reference
♦ Two Fractional-N Feedback PLLs (4MHz to
200MHz) with Buffered Outputs
♦ Two Buffered Outputs of Reference Clock
♦ OTP for Factory-Preset PLL Frequencies
Available (Contact Factory)
♦ Programmable Through I2C Interface or Three-
Level Logic Pins for Video or Audio Clocks
♦ Low-RMS Jitter PLL (14ps for 45MHz)
♦ Integrated VCXO with ±200ppm Tuning Range
♦ Available in 20-Pin TQFN and 14-Pin TSSOP
Packages
♦ +3.3V Supply
♦ -40°C to +85°C Temperature Range
Ordering Information
PART
TEMP RANGE
PIN-
PACKAGE
PKG
CODE
MAX9471ETP+** -40°C to +85°C 20 TQFN-EP* T2055-5
MAX9472EUD+** -40°C to +85°C 14 TSSOP
U14-2
*EP = Exposed pad.
**Marking is for samples only. Contact factory for ordering information.
+Denotes lead-free package.
TOP VIEW
Pin Configurations
VDD 16
X2 17
X1 18
FSO/SCL 19
FS1/SDA 20
+
MAX9471
10 GND
9 I.C.
8 CLK4
7 CLK3
6 CLK2
TQFN (5mm x 5mm)
Pin Configurations continued at end of data sheet.
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1 page  
Multiple-Output Clock Generators with
Dual PLLs and OTP
Typical Operating Characteristics
(VDD = VDDA = +3.3V, TA = +25°C, fXTL = 27MHz, unless otherwise noted.)
SUPPLY CURRENT vs. TEMPERATURE
20
fCLK1 = 125MHz
fCLK2 = 74.1758MHz
16
12
8
4
0
-40 -15 10 35 60
TEMPERATURE (°C)
85
RISE TIME vs. TEMPERATURE
2.2
CL = 10pF
fXTAL = 27MHz
1.8 fCLK1 = 66MHz
1.4
1.0
0.6
0.2
-40
-15 10 35 60
TEMPERATURE (°C)
85
FALL TIME vs. TEMPERATURE
2.2
CL = 10pF
fXTAL = 27MHz
1.8 fCLK1 = 66MHz
1.4
1.0
0.6
0.2
-40
-15 10 35 60
TEMPERATURE (°C)
85
JITTER vs. TEMPERATURE
40
CL = 10pF
35 fXTAL = 27MHz
30
25
fCLK1 = 33MHz
20
15
10
5 fCLK1 = 66MHz
0
-40 -15 10 35 60
TEMPERATURE (°C)
85
CLK1
1V/div
33MHz OUTPUT
10ns/div
125MHz CLK OUTPUT
CLK1
1V/div
DUTY CYCLE vs. TEMPERATURE
55
CL = 10pF
fXTAL = 27MHz
53
51
fCLK1 = 33MHz
49
47 fCLK1 = 66MHz
66MHz OUTPUT
CLK1
1V/div
10ns/div
VCXO TUNING RANGE
vs. VCXO ACCURACY
300
fIN = 27MHz
fOUT = 45MHz
200
4pF
5pF
100
6pF
0
-100
-200
4ns/div
45
-40
-15 10 35 60
TEMPERATURE (°C)
85
-300
0
0.5 1.0 1.5 2.0 2.5
VCXO TUNING RANGE (V)
3.0
_______________________________________________________________________________________ 5
5 Page 
Multiple-Output Clock Generators with
Dual PLLs and OTP
Applications Information
Crystal Selection
When using a crystal with the MAX9471/MAX9472s’
internal oscillator, connect the crystal to X1 and X2.
Choose an AT-cut crystal that oscillates on its funda-
mental mode with ±30ppm and loading capacitance
less than 14pF. To achieve a wide VCXO tuning range,
select a crystal with motional capacitance greater than
7fF and connect 6pF or less shunt capacitors at X1 and
X2 to ground. When the VCXO is used as an oscillator,
select both shunt capacitors to be approximately 13pF.
The optimal shunt capacitors for achieving minimum
frequency offset can be determined experimentally.
Board Layout Considerations and
Bypassing
The MAX9471/MAX9472s’ oscillator frequencies make
proper layout important to ensure stability. For best per-
formance, place components as close as possible to
the device.
Digital or AC transient signals on GND can create noise
at the clock output. Return GND to the highest quality
ground available. Bypass each VDD and VDDA with a
0.1µF capacitor, placed as close as possible to the
device. Careful PC board ground layout minimizes
crosstalk between the outputs and digital inputs.
Pin Configurations (continued)
TOP VIEW
+
X1 1
FS1 2
FS0 3
VDD 4
TUNE 5
MAX9472
GND 6
CLK1 7
14 X2
13 PD
12 VDD
11 GND
10 GND
9 CLK3
8 CLK2
TSSOP
PROCESS: CMOS
Chip Information
______________________________________________________________________________________ 11
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet MAX9471.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MAX9471 | (MAX9471 / MAX9472) Multiple-Output Clock Generators | Maxim Integrated Products |
| MAX9472 | (MAX9471 / MAX9472) Multiple-Output Clock Generators | Maxim Integrated Products |
| MAX9476 | 8kHz Reference Clock Synthesizer | Maxim Integrated Products |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |