PDF SSTU32865 Data sheet ( Hoja de datos )

Número de pieza	SSTU32865
Descripción	28-bit 1:2 registered buffer
Fabricantes	NXP Semiconductors
Logotipo
Hay una vista previa y un enlace de descarga de SSTU32865 (archivo pdf) en la parte inferior de esta página. Total 29 Páginas
No Preview Available ! www.DataSheet4U.com SSTU32865 1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM applications Rev. 02 — 28 September 2004 Product data sheet 1. General description The SSTU32865 is a 1.8 V 28-bit 1:2 register speciﬁcally designed for use on two rank by four (2R × 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the functionality of the normally required two registers in a single package, thereby freeing up board real-estate and facilitating routing to accommodate high-density Dual In-line Memory Module (DIMM) designs. The SSTU32865 also integrates a parity function, which accepts a parity bit from the memory controller, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active-LOW). The SSTU32865 is packaged in a 160-ball, 12 × 18 grid, 0.65 mm ball pitch, thin proﬁle ﬁne-pitch ball grid array (TFBGA) package, which—while requiring a minimum 9 mm × 13 mm of board space—allows for adequate signal routing and escape using conventional card technology. 2. Features s 28-bit data register supporting DDR2 s Fully compliant to JEDEC standard JESD82-9 s Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (i.e. 2 × SSTU32864 or 2 × SSTU32866) s Parity checking function across 22 input data bits s Parity out signal s Controlled output impedance drivers enable optimal signal integrity and speed s Exceeds JESD82-9 speed performance (1.8 ns max. single-bit switching propagation delay, 2.0 ns max. mass-switching) s Supports up to 450 MHz clock frequency of operation s Optimized pinout for high-density DDR2 module design s Chip-selects minimize power consumption by gating data outputs from changing state s Supports Stub Series Terminated Logic SSTL_18 data inputs s Differential clock (CK and CK) inputs s Supports Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) switching levels on the control and RESET inputs s Single 1.8 V supply operation s Available in 160-ball 9 mm × 13 mm, 0.65 mm ball pitch TFBGA package 1 page Philips Semiconductors SSTU32865 1.8 V DDR registered buffer with parity 12 A VREF n.c. B D1 D2 C D3 D4 D D6 D5 E D7 D8 F D11 D9 G D18 D12 H CSGATEEN D15 J CK DCS0 K CK DCS1 L RESET D14 M D0 D10 N D17 D16 P D19 D21 R D13 D20 T DODT1 DODT0 U DCKE0 DCKE1 V VREF m.c.l. 3 PARIN n.c. 4 n.c. n.c. 5678 n.c. QCKE1A QCKE0A Q21A n.c. QCKE1B QCKE0B Q21B VDDL VDDL VDDL VDDL VDDL GND VDDL GND GND VDDL GND GND GND GND GND GND GND GND VDDL GND GND VDDL VDDL VDDL n.c. VDDL VDDL VDDL n.c. VDDR VDDR GND GND GND VDDR VDDR GND VDDR GND VDDR GND VDDR VDDR GND m.c.l. m.c.l. PTYERR n.c. m.c.h. m.c.h. Q3B Q3A Q12B Q12A Q7B Q7A 160-ball, 12 × 18 grid; top view. An empty cell indicates no ball is populated at that grid point. n.c. denotes a no-connect (ball present but not connected to the die). m.c.l. denotes a pin that must be connected LOW. m.c.h. denotes a pin that must be connected HIGH. Fig 3. Ball mapping 9 Q19A Q19B GND GND VDDR VDDR GND VDDR GND VDDR GND VDDR GND GND Q4B Q4A 10 Q18A Q18B Q13B Q13A 11 12 Q17B Q17A QODT0B QODT0A QODT1B QODT1A Q20B Q20A Q16B Q16A Q1B Q1A Q2B Q2A Q5B Q5A QCS0B QCS0A QCS1B QCS1A Q6B Q6A Q10B Q10A Q9B Q9A Q11B Q11A Q15B Q15A Q14B Q14A Q0B Q8B Q0A Q8A 002aab011 9397 750 13799 Product data sheet Rev. 02 — 28 September 2004 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. 5 of 29 5 Page Philips Semiconductors SSTU32865 1.8 V DDR registered buffer with parity RESET DCSn CK m m+1 m+2 m+3 m+4 CK Dn (1) Qn tACT tsu th tPDM, tPDMSS CK to Q PARIN PTYERR tsu th tPHL CK to PTYERR tPHL, tPLH CK to PTYERR 002aaa983 HIGH, LOW, or Don't care HIGH or LOW (1) After RESET is switched from LOW to HIGH, all data and PARIN input signals must be set and held LOW for a minimum time of tACT(max) to avoid false error. Fig 4. RESET switches from LOW to HIGH 9397 750 13799 Product data sheet Rev. 02 — 28 September 2004 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. 11 of 29 11 Page

Páginas	Total 29 Páginas
PDF Descargar	[ Datasheet SSTU32865.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
SSTU32864	1.8V confgurable registered buffer	NXP Semiconductors
SSTU32865	28-bit 1:2 registered buffer	NXP Semiconductors
SSTU32866	1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer	NXP Semiconductors

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar