|
|
PDF TMP92CH21FG Data sheet ( Hoja de datos )
| Número de pieza | TMP92CH21FG | |
| Descripción | 32-Bit Microcontroller | |
| Fabricantes | Toshiba | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TMP92CH21FG (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
TOSHIBA Original CMOS 32-Bit Microcontroller
TLCS-900/H1 Series
TMP92CH21FG
DataSheet4 U .com
Semiconductor Company
1 page  
www.DataSheet4U.com
TMP92CH21
(16) Touch screen interface
• Available to reduce external components
(17) Watchdog timer
(18) Melody/alarm generator
• Melody: Output of clock 4 to 5461 Hz
• Alarm: Output of 8 kinds of alarm pattern and 5 kinds of interval interrupt
(19) MMU
• Expandable up to 512 Mbytes (3 local area/8 bank method)
• Independent bank for each program, read data, write data and LCD display data
(20) Interrupts: 50 interrupt
• 9 CPU interrupts: Software interrupt instruction and illegal instruction
• 34 internal interrupts: Seven selectable priority levels
• 7 external interrupts: Seven selectable priority levels (6-edge selectable)
(21) Input/output ports: 82 pins (Except Data bus (16bit), Address bus (24bit) and RD pin)
(22) NAND flash interface: 2 channels
• Direct NAND flash connection capability
• ECC calculation (for SLC- type)
(23) Stand-by function
• Three HALT modes: IDLE2 (programmable), IDLE1, STOP
• Each pin status programmable for stand-by mode
(24) Triple-clock controller
• Clock doubler (PLL) supplies 48 MHz for USB, 36 MHz system-clock for others
• Clock gear function: Select high-frequency clock fc to fc/16
• RTC (fs = 32.768 kHz)
(25) Operating voltage:
• VCC = 3.0 V to 3.6 V (fc max = 40 MHz)
• VCC = 2.7 V to 3.6 V (fc max = 27 MHz)
(26) Package:
• 144-pin QFP (P-LQFP144 -1616-0.40C)
• 144-pin chip form is also available. For details, contact your local Toshiba sales
representative.
DataSheet4 U .com
92CH21-3
2006-09-15
5 Page 
www.DataSheet4U.com
TMP92CH21
Table 2.3.3 Pin Names and Functions (3/5)
Pin Name
Number of
Pins
I/O
Function
PC0
I/O Port C0: I/O port (Schmitt-input)
INT0
1 Input Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
TA1OUT
Output 8-bit timer 1 output: Timer 1 output
PC1
I/O Port C1: I/O port (Schmitt-input)
INT1
1 Input Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge
TA3OUT
Output 8-bit timer 3 output: Timer 3 output
PC2
I/O Port C2: I/O port (Schmitt-input)
INT2
1 Input Interrupt request pin 2: Interrupt request pin with programmable rising/falling edge
TB0OUT0
Output Timer B0 output
PC3
INT3
I/O Port C3: I/O port (Schmitt-input)
1
Input Interrupt request pin 3: Interrupt request pin with programmable rising/falling edge
PC6 I/O Port C6: I/O port
KO8
1 Output Key Output 8: Pin used of key-scan strobe (Open-drain output programmable)
LDIV
Output Data invert enable for external TFT-LCD driver
PC7 I/O Port C7: I/O port
CSZF
1 Output Expand chip select: ZF: Outputs “0” when address is within specified address area
LCP1
Output Shift-clock-1 for external TFT-LCD driver
PF0 I/O Port F0: I/O port (Schmitt-input)
TXD0
1 Output Serial 0 send data: Open-drain output programmable
TXD1
Output Serial 1 send data: Open-drain output programmable
PF1 I/O Port F1: I/O port (Schmitt-input)
RXD0
1 Input Serial 0 receive data
RXD1
Input Serial 1 receive data
PF2 I/O Port F2: I/O port (Schmitt-input)
SCLK0
I/O Serial 0 clock I/O
CTS0
1 Input Serial 0 data send enable (Clear to send)
SCLK1
I/O Serial 1 clock I/O
CTS1
Input Serial 1 data send enable (Clear to send)
PF7
SDCLK
Output Port F7: Output port
1
Output Clock for SDRAM (When SDRAM is not used, SDCLK can be used as system clock)
PG0 to PG1
AN0 to AN1
2
Input Port G0 to G1 port: Pin used to input ports
Input Analog input 0 to 1: Pin used to Input to AD conveter
PG2
Input Port G2 port: Pin used to input ports
AN2 1 Input Analog input 2: Pin used to Input to AD conveter
MX Output X-Minus: Pin connectted to X− for touch screen panel
PG3
Input Port G3 port: Pin used to input ports
AN3 Input Analog input 3: Pin used to input to AD conveter
1
MY Output Y-Minus: Pin connectted to Y− for touch screen panel
ADTRG
Intput AD trigger: Signal used to request AD start
DataSheet4 U .com
92CH21-9
2006-09-15
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet TMP92CH21FG.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TMP92CH21FG | 32-Bit Microcontroller | Toshiba |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |