|
|
PDF MB15F72SP Data sheet ( Hoja de datos )
| Número de pieza | MB15F72SP | |
| Descripción | Dual Serial Input PLL Frequency Synthesizer | |
| Fabricantes | Fujitsu Media Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MB15F72SP (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
Dual Serial Input
PLL Frequency Synthesizer
MB15F72SP
DS04-21363-2E
s DESCRIPTION
The Fujitsu MB15F72SP is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1300 MHz and a
350 MHz prescalers. A 64/65 or a 128/129 for the 1300 MHz prescaler, and a 8/9 or a 16/17 for the 350 MHz pres-
caler can be selected for the prescaler that enables pulse swallow operation.
MB15F72SP has the same configuration with MB15F02 or MB15F02L. The BiCMOS process is used , as a result
a supply current is typically 2.7 mA typ. at 2.7 V.The supply voltage range is from 2.4 V to 3.6 V. A refined charge
pump supplies well-balanced output current with 1.5 mA and 6 mA selectable by serial data.
The new package(BCC20) decreases a area of MB15F72SP more than 30 % comparing with the former BCC16
(for dual PLL).
MB15F72SP is ideally suited for wireless mobile communications, such as PDC
s FEATURES
• High frequency operation:RF synthesizer: 1300 MHz max
:IF synthesizer: 350 MHz max
• Low power supply voltage: VCC = 2.4 to 3.6 V
• Ultra Low power supply current:ICC = 2.7 mA typ. (VCC = Vp = 2.7 V, SWIF = SWRF = 0,
Ta = +25°C, in IF, RF locking state)
• Direct power saving function:Power supply current in power saving mode
Typ. 0.1 µA (VCC = Vp = 2.7 V, Ta = +25°C)
Max. 10 µA (VCC = Vp = 2.7 V)
s PACKAGES
(Continued)
20-pin plastic TSSOP
20-pad plastic BCC
(FPT-20P-M06)
(LCC-20P-M04)
1 page  
www.DataSheet4U.com
MB15F72SP
s ABSOLUTE MAXIMUM RATINGS
Parameter
Power supply voltage
Input voltage
Output voltage
LD/fout
DoIF, DoRF
Storage temperature
Symbol
VCC
Vp
VI
VO
VDO
Tstg
Min.
−0.5
VCC
−0.5
GND
GND
−55
Rating
Max.
4.0
4.0
VCC + 0.5
VCC
Vp
+125
Unit
V
V
V
V
V
°C
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
s RECOMMENDED OPERATING CONDITIONS
Parameter
Power supply voltage
Input voltage
Operating temperature
Symbol
VCC
Vp
VI
Ta
Min.
2.4
VCC
GND
−40
Value
Typ.
2.7
2.7
Max.
3.6
3.6
VCC
+85
Unit
V
V
V
°C
Remark
VCCRF = VCCIF
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device’s electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
5
5 Page 
www.DataSheet4U.com
MB15F72SP
3. Power Saving Mode (Intermittent Mode Control Circuit)
Status
PSIF/PSRF pins
Normal mode
H
Power saving mode
L
The intermittent mode control circuit reduces the PLL power consumption.
By setting the PS pins low, the device enters into the power saving mode, reducing the current consumption.
See the Electrical Characteristics chart for the specific value.
The phase detector output, Do, becomes high impedance.
For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.
Setting the PS pins high, releases the power saving mode, and the device works normally.
The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation.
When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is
because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr)
which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase
in lockup time.
To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error
signal from the phase detector when it returns to normal operation.
Notes •When power (VCC) is first applied, the device must be in standby mode, PSIF = PSRF = Low, for at least 1 µs.
•PS pins must be set at “L” for Power-ON.
VCC
Clock
Data
LE
PSIF
PSRF
OFF
(1)
ON
tV ≥ 1 µs
(2)
tPS ≥ 100 ns
(3)
(1) PS IF = PSRF = “L” (power saving mode) at Power-ON
(2) Set serial data 1 µs later after power supply remains stable (VCC > 2.2 V).
(3) Release power saving mode (PS IF, PSRF : “L” → “H”) 100 ns later after setting serial data.
11
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet MB15F72SP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MB15F72SP | Dual Serial Input PLL Frequency Synthesizer | Fujitsu Media Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |