|
|
PDF MC12210D Data sheet ( Hoja de datos )
| Número de pieza | MC12210D | |
| Descripción | MECL PLL COMPONENTS SERIAL PLL FREQUENCY SYNTIESIZER | |
| Fabricantes | Motorola Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MC12210D (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
Order this document by MC12210/D
Serial Input PLL Frequency
Synthesizer
The MC12210 is a 2.5 GHz Bipolar monolithic serial input phase locked
loop (PLL) synthesizer with pulse–swallow function. It is designed to provide
the high frequency local oscillator signal of an RF transceiver in handheld
communication applications.
Motorola’s advanced Bipolar MOSAIC™ V technology is utilized for low
power operation at a minimum supply voltage of 2.7 V. The device is
designed for operation over 2.7 to 5.5 V supply range for input frequencies
up to 2.5 GHz with a typical current drain of 9.5 mA. The low power
consumption makes the MC12210 ideal for handheld battery operated
applications such as cellular or cordless telephones, wireless LAN or
personal communication services. A dual modulus prescaler is integrated to
provide either a 32/33 or 64/65 divide ratio.
For additional applications information, two InterActiveApNote™
documents containing software (based on a Microsoft Excel spreadsheet)
and an Application Note are available. Please order DK305/D and DK306/D
from the Motorola Literature Distribution Center.
• Low Power Supply Current of 8.8 mA Typical for ICC and 0.7 mA Typical
for IP
• Supply Voltage of 2.7 to 5.5 V
• Dual Modulus Prescaler With Selectable Divide Ratios of 32/33 or 64/65
• On–Chip Reference Oscillator/Buffer
• Programmable Reference Divider Consisting of a Binary 14–Bit
Programmable Reference Counter
• Programmable Divider Consisting of a Binary 7–Bit Swallow Counter
and an 11–Bit Programmable Counter
• Phase/Frequency Detector With Phase Conversion Function
• Balanced Charge Pump Outputs
• Dual Internal Charge Pumps for Bypassing the First Stage of the Loop
Filter to Decrease Lock Time
• Outputs for External Charge Pump
• Operating Temperature Range of –40 to 85°C
• Space Efficient Plastic Surface Mount SOIC or TSSOP Packages
MC12210
MECL PLL COMPONENTS
SERIAL PLL
FREQUENCY SYNTIESIZER
SEMICONDUCTOR
TECHNICAL DATA
16
1
D SUFFIX
PLASTIC PACKAGE
CASE 751B
(SO–16)
20
1
DT SUFFIX
PLASTIC PACKAGE
CASE 948E
(TSSOP–20)
MOSAIC V, Mfax and InterActiveApNote are trademarks of Motorola, Inc.
MAXIMUM RATINGS (Note 1)
Parameter
Power Supply Voltage, Pin 4 (Pin 5 in
20–lead package)
Symbol
VCC
Value
–0.5 to 6.0
Unit
Vdc
Power Supply Voltage, Pin 3 (Pin 4 in
20–lead package)
Storage Temperature Range
Vp VCC to 6.0 Vdc
Tstg
–65 to 150
°C
NOTES: 1. Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation should be restricted to the Recommended
Operating Conditions.
2. ESD data available upon request.
ORDERING INFORMATION
Device
Operating
Temperature Range
Package
MC12210D
TA = – 40° to +85°C
MC12210DT
SO–16
TSSOP–20
© Motorola, Inc. 1997
Rev 4
1 page  
MC12210
PROGRAMMABLE DIVIDER
19–bit serial data format for the programmable divider is shown below. If the control bit is LOW, data is transferred from the 18–bit
shift register into the 18–bit latch which specifies the swallow A–counter divide ratio (0 to 127) and the programmable N–counter
divide ratio (16 to 2047). An N–counter divide ratio less than 16 is prohibited.
For Control bit (C) = LOW:
MSB (FIRST BIT)
CONTROL BIT (LAST BIT)
LSB
NNNNNNNNNNNAAAAAAAC
18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
SETTING BITS FOR
DIVIDE RATIO OF
PROGRAMMABLE N–COUNTER
SETTING BITS FOR
DIVIDE RATIO OF
SWALLOW A–COUNTER
DIVIDE RATIO OF PROGRAMMABLE N–COUNTER
DIVIDE RATIO OF SWALLOW A–COUNTER
Divide N N N N N N N N N N N Divide A A A A A A A
Ratio N 18 17 16 15 14 13 12 11 10 9 8 Ratio A 7 6 5 4 3 2 1
16 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 1
• ••••••••••• • •••••••
2047 1 1 1 1 1 1 1 1 1 1 1 127 1 1 1 1 1 1 1
DIVIDE RATIO SETTING
fvco = [(P•N)+A]•fosc ÷ R with A<N
fvco: Output frequency of external voltage controlled oscillator (VCO)
N: Preset divide ratio of binary 11–bit programmable counter (16 to 2047)
A: Preset divide ratio of binary 7–bit swallow counter (0 to 127, A<N)
fosc: Output frequency of the external frequency oscillator
R: Preset divide ratio of binary 14–bit programmable reference counter (8 to 16383)
P: Preset mode of dual modulus prescaler (32 or 64)
Figure 2. Serial Data Input Timing
DATA
N18:MSB
(SW:MSB)
N17
(R14)
N8 A7
(R7) (R6)
A1 C = CONTROL BIT (LAST BIT)
(R1) (C = CONTROL BIT (LAST BIT))
CLK
LE
ts(C→LE)
ts(D) th(D) tCW
NOTES:Programmable reference divider data shown in parenthesis. Data shifted into register on rising edge of CLK.
ts(D) = Setup Time DATA to CLK
th(D) = Hold Time DATA to CLK
tCW = CLK Pulse Width
tEW = LE Pulse Width
ts(C→LE) = Setup Time CLK to LE
ts(D) ≥ 10 ns
th(D) ≥ 20 ns
tCW ≥ 30 ns
tEW ≥ 20 ns
ts(C→LE) ≥ 30 ns
MOTOROLA RF/IF DEVICE DATA
tEW
5
5 Page 
–A
–
16
1
MC12210
OUTLINE DIMENSIONS
D SUFFIX
PLASTIC PACKAGE
CASE 751B–05
(SO–16)
9 ISSUE J
–B
–
8
P 8 PL
0.25 (0.010) M
BM
–T
SEAT–ING
PLANE
G
K
C
D 16 PL
0.25 (0.010) M T B S A S
M
R X 45°
F
J
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A 9.80 10.00 0.386 0.393
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
F 0.40 1.25 0.016 0.049
G 1.27 BSC
0.050 BSC
J 0.19 0.25 0.008 0.009
K 0.10 0.25 0.004 0.009
M 0° 7° 0° 7°
P 5.80 6.20 0.229 0.244
R 0.25 0.50 0.010 0.019
0.15 (0.006) T U S
2X L/2 20
L
PIN 1
IDENT
1
0.15 (0.006) T U S
C
D
0.100 (0.004)
–T– SEATING
PLANE
DT SUFFIX
PLASTIC PACKAGE
CASE 948E–02
(TSSOP–20)
ISSUE A
20X K REF
0.10 (0.004) M T U S V S
11
B
–U–
10
A
–V–
GH
K
J J1 ÍÍÍÍÍÍK1ÍÍÍ
SECTION N–N
N 0.25 (0.010)
M
N
F
DETAIL E
DETAIL E
NOTES:
1 DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2 CONTROLLING DIMENSION: MILLIMETER.
3 DIMENSION A DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4 DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
PER SIDE.
5 DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
6 TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7 DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE –W–.
–W–
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A 6.40 6.60 0.252 0.260
B 4.30 4.50 0.169 0.177
C ––– 1.20 ––– 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
G 0.65 BSC
0.026 BSC
H 0.27 0.37 0.011 0.015
J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
L 6.40 BSC
0.252 BSC
M 0_ 8_ 0_ 8_
MOTOROLA RF/IF DEVICE DATA
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet MC12210D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MC12210D | MECL PLL COMPONENTS SERIAL PLL FREQUENCY SYNTIESIZER | Motorola Semiconductors |
| MC12210DT | MECL PLL COMPONENTS SERIAL PLL FREQUENCY SYNTIESIZER | Motorola Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |