|
|
PDF LMS12 Data sheet ( Hoja de datos )
| Número de pieza | LMS12 | |
| Descripción | 12-bit Cascadable Multiplier-Summer | |
| Fabricantes | LOGIC Devices Incorporated | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LMS12 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
DEVICES INCORPORATED
DEVICES INCORPORATED
LMS12
LMS1212-bit Cascadable Multiplier-Summer
12-bit Cascadable Multiplier-Summer
FEATURES
DESCRIPTION
u 12 x 12-bit Multiplier with
Pipelined 26-bit Output Summer
u Summer has 26-bit Input Port Fully
Independent from Multiplier
Inputs
u Cascadable to Form Video Rate FIR
Filter with 3-bit Headroom
u A, B, and C Input Registers Sepa-
rately Enabled for Maximum
Flexibility
u 28 MHz Data Rate for FIR Filtering
Applications
u High Speed, Low Power CMOS
Technology
u 84-pin PLCC, J-Lead
The LMS12 is a high-speed 12 x 12-bit
combinatorial multiplier integrated
with a 26-bit adder in a single 84-pin
package. It is an ideal building block
for the implementation of very high-
speed FIR filters for video, RADAR,
and other similar applications. The
LMS12 implements the general form
(A•B) + C. As a result, it is also useful
in implementing polynomial approxi-
mations to transcendental functions.
ARCHITECTURE
A block diagram of the LMS12 is
shown below. Its major features are
discussed individually in the follow-
ing paragraphs.
MULTIPLIER
The A11-0 and B11-0 inputs to the
LMS12 are captured at the rising edge
of the clock in the 12-bit A and B input
registers, respectively. These registers
are independently enabled by the
LMS12 BLOCK DIAGRAM
ENA
A 11-0
12
A REGISTER
B 11-0
12
B REGISTER
ENB
CLK
24
PRODUCT REGISTER
SIGN
EXTENDED 2
24
FTS
C25-0
26
26
S25-0
26 26
OE
ENA and ENB inputs. The registered
input data are then applied to a
12 x 12-bit multiplier array, which
produces a 24-bit result. Both the
inputs and outputs of the multiplier
are in two’s complement format. The
multiplication result forms the input
to the 24-bit product register.
SUMMER
The C25-0 inputs to the LMS12 form a
26-bit two’s complement number
which is captured in the C register at
the rising edge of the clock. The C
register is enabled by assertion of the
ENC input. The summer is a 26-bit
adder which operates on the C
register data and the sign extended
contents of the product register to
produce a 26-bit sum. This sum is
applied to the 26-bit S register.
OUTPUT
The FTS input is the feedthrough
control for the S register. When FTS is
asserted, the summer result is applied
directly to the S output port. When
FTS is deasserted, data from the S
register is output on the S port,
effecting a one-cycle delay of the
summer result. The S output port can
be forced to a high-impedance state by
driving the OE control line high. FTS
would be asserted for conventional
FIR filter applications, however the
insertion of zero-coefficient filter taps
may be accomplished by negating
FTS. Negating FTS also allows
application of the same filter transfer
function to two interleaved datas-
treams with successive input and
output sample points occurring on
alternate clock cycles.
ENC
Multiplier-Summers
1 08/16/2000–LDS.S12-J
1 page  
DEVICES INCORPORATED
LMS12
12-bit Cascadable Multiplier-Summer
SWITCHING CHARACTERISTICS
COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)
Symbol Parameter
tCP Clock Period
tPW Clock Pulse Width
tSAB A, B, Data Setup Time
tSC C Data Setup Time
tSEN ENA, ENB, ENC Setup Time
tHAB A, B, Data Hold Time
tHC C Data Hold Time
tHEN ENA, ENB, ENC Hold Time
tD Clock to S–FT = 1
Clock to S–FT = 0
tENA Three-State Output Enable Delay (Note 11)
tDIS Three-State Output Disable Delay (Note 11)
111111111111111111111111111111111111111111111222222222222222222222222222222222222222222222M33333333333333333333333333333333333333333333314111555444444444444444444444444444444444444444444444i50555n55555555555555555555555555555555555555555555566666666666666666666666666666666666666666666665777777777777777777777777777777777777777777777888888888888888888888888888888888888888888888*M5222999999999999999999999999999999999999999999999a0552000000000000000000000000000000000000000000000x111111111111111111111111111111111111111111111222222222222222222222222222222222222222222222333333333333333333333333333333333333333333333M444444444444444444444444444444444444444444444131115555555555555555555555555555555555555555555555i05252n66666666666666666666666666666666666666666666657777777777777777777777777777777777777777777770888888888888888888888888888888888888888888888*999999999999999999999999999999999999999999999M4222L000000000000000000000000000000000000000000000a0552111111111111111111111111111111111111111111111Mx222222222222222222222222222222222222222222222S33333333333333333333333333333333333333333333312M31115755–i0222n40M3222a5552x
35
Min Max
25
8
10
7
10
2
2
2
30
20
20
20
SWITCHING WAVEFORMS
INPUTS
A, B, C
ENA
ENB, ENC
CLOCK
S OUTPUTS
OE
R OUTPUTS
tSAB
tSC
tSEN
tDIS
tHAB
tHC
tHEN
tPW
tD
tENA
HIGH IMPEDANCE
tPW
1111*2222D3333I4444S5555C6666O7777N8888TI9999N0000U1111E2222D3333S4444P5555E6666E7777D88889999G0000R1111A2222D3333E4444
Multiplier-Summers
5 08/16/2000–LDS.S12-J
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet LMS12.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LMS100 | Diode (spec sheet) |  American Microsemiconductor |
| LMS12 | 12-bit Cascadable Multiplier-Summer | LOGIC Devices Incorporated |
| LMS12 | Low Profile Surface Mount Schottky Bridge Rectifiers |  GOOD-ARK |
| LMS120 | Diode (spec sheet) | American Microsemiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |