|
|
PDF XC5000 Data sheet ( Hoja de datos )
| Número de pieza | XC5000 | |
| Descripción | Logic Cell Array Family | |
| Fabricantes | Xilinx | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XC5000 (archivo pdf) en la parte inferior de esta página. Total 48 Páginas | ||
|
No Preview Available !
Technical
R
Data
XC5200
Logic Cell Array Family
Preliminary (v1.0) • April 1995
1 page  
XC5200
R
Logic Cell Array Family
Preliminary (v1.0)
Product Description
Features
• High-density family of Field-Programmable Gate Arrays
(FPGAs)
• Design- and process-optimized for low cost
— 0.6-µm three-layer metal (TLM) process
• System performance up to 50 MHz
• SRAM-based, in-system reprogrammable architecture
• Flexible architecture with abundant routing resources
— VersaBlock™ logic module
— VersaRing™ I/O interface
— Dedicated cell-feedthrough path
— Hierarchical interconnect structure
— Extensive registers/latches
— Dedicated carry logic for arithmetic functions
— Cascade chain for wide input functions
— Dedicated IEEE 1149.1 boundary-scan logic
— Internal 3-state bussing capability
— Four global low-skew clock or signal distribution nets
— Globally selectable CMOS or TTL input thresholds
— Output slew-rate control
— 8-mA sink current per output
• Configured by loading binary file
— Unlimited reprogrammability
— Six programming modes, including high-speed
Express™ mode
• 100% factory tested
• 100% footprint compatibility for common packages
• Fully supported by XACT® Development System
— Includes complete support for XACT-Performance™,
X-BLOX™, Unified Libraries, Relationally Placed
Macros (RPMs), XDelay, and XChecker™
— Wide selection of PC and workstation platforms
— Interfaces to more than 100 third-party CAE tools
Description
The XC5200 Field-Programmable Gate Array Family is
engineered to deliver the lowest cost of any FPGA family.
By optimizing the new XC5200 architecture for TLM
technology and 0.6-µm CMOS SRAM process, dramatic
advances have been made in silicon efficiency. These
advances position the XC5200 family as a cost-effective,
high-volume alternative to gate arrays.
Building on experiences gained with three previous
successful SRAM FPGA families, the XC5200 family
brings a robust feature set to high-density programmable
logic design. The VersaBlock logic module, the VersaRing
I/O interface, and a rich hierarchy of interconnect
resources combine to enhance design flexibility and
reduce time-to-market.
Complete support for the XC5200 family is delivered
through the familiar XACT software environment. The
XC5200 family is fully supported on popular workstation
and PC platforms. Popular design entry methods are fully
supported, including ABEL, schematic capture, and
synthesis. Designers utilizing logic synthesis can use their
existing Synopsys, Viewlogic, Mentor, and Exemplar tools
to design with the XC5200 devices.
Table 1. Initial XC5200 Field-Programmable Gate Array Family Members
Device
Typical Gate Range
VersaBlock Array
Number of CLBs
Number of Flip-Flops
Number of I/Os
TBUFs per Horizontal Longline
XC5202
2,200 -
2,700
8x8
64
256
84
10
XC5204
3,900 -
4,800
10 x 12
120
480
124
14
XC5206
6,000 -
7,500
14 x 14
196
784
148
16
XC5210
10,000 -
12,000
18 x 18
324
1,296
196
20
XC5215
14,000 -
18,000
22 x 22
484
1,936
244
24
1
5 Page 
R
Design Implementation
The design implementation tools satisfy the requirements
for an automated design process. Logic partitioning, block
placement, and signal routing are performed by the PPR
program. The partitioner takes the logic from the entered
design and maps the logic into the architectural resources
of the FPGA (such as the logic blocks, I/O blocks, and 3-
state buffers). The placer then determines the best
locations for the blocks, depending on their connectivity
and the required performance. The router finally connects
the placed blocks together.
The PPR algorithms support fully automatic
implementation of most designs. However, for demanding
applications, the user may exercise various degrees of
control over the automated implementation process.
Optionally, user-designated partitioning, placement, and
routing information can be specified as part of the design-
entry process. The implementation of highly structured
designs can benefit greatly from the basic floorplanning
techniques familiar to designers of large gate arrays.
The PPR program includes XACT-Performance, a feature
that allows designers to specify the timing requirements
along entire paths during design entry. Timing path
analysis routines in PPR then recognize and
accommodate the user-specified requirements. Timing
requirements can be entered on the schematic in a form
directly relating to the system requirements (such as the
targeted minimum clock frequency, or the maximum
allowable delay on the data path between two registers).
So, while the timing of each individual net is not
predictable, the overall performance of the system along
entire signal paths is automatically tailored to match user-
generated specifications.
Design Verification
The high development cost associated with common
mask-programmed gate arrays necessitates extensive
simulation to verify a design. Due to the custom nature of
masked gate arrays, mistakes or last-minute design
changes cannot be tolerated. A gate-array designer must
simulate and test all logic using simulation software.
Simulation describes what happens in a system under
worst-case situations. However, simulation can be tedious
and slow, and simulation vectors must be generated. A
few seconds of system time can take weeks to simulate.
Programmable-gate-array users, however, can use in-
circuit debugging techniques in addition to simulation.
Because Xilinx devices are reprogrammable, designs can
be verified in real time without the need for extensive
simulation vectors.
The XACT development system supports both simulation
and in-circuit debugging techniques. For simulation, the
system extracts the post-layout timing information from
the design database. This data can then be sent to the
simulator to verify timing-critical portions of the design
database using XDELAY, the Xilinx static timing analyzer
tool. Back-annotation — the process of mapping the
timing information back into the signal names and
symbols of the schematic — eases the debugging effort.
For in-circuit debugging, the XACT development system
includes a serial download and readback cable
(XChecker) that connects the FPGA in the system to the
PC or workstation through an RS232 serial port. The
engineer can download a design or a design revision into
the system for testing. The designer can also single-step
the logic, read the contents of the numerous flip-flops on
the device, and observe internal logic levels. Simple
modifications can be downloaded into the system in a
matter of minutes.
7
11 Page | ||
| Páginas | Total 48 Páginas | |
| PDF Descargar | [ Datasheet XC5000.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XC5000 | Logic Cell Array Family | Xilinx |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |