|
|
PDF SL20T0081 Data sheet ( Hoja de datos )
| Número de pieza | SL20T0081 | |
| Descripción | SLS System Logic Semiconductor | |
| Fabricantes | System Logic Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SL20T0081 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
SLS System Logic Semiconductor
SL20T0081
81 COMMON x 132 SEGMENT STN LCD DRIVER / CONTROLLER
SL20T0081
1 page  
SLS System Logic Semiconductor
SL20T0081
PAD CONFIGURATION
PAD Layout
Figure 1. SL20T0081 PAD Layout
282
283
325
1
Y
(0,0)
X
147
146
104
103
Table 2. SL20T0081 PAD Dimensions
Item
Pad No.
Chip Size
-
2 to10, 94 to 102, 104 to 146,
148 to 281, 283 to 325
Pad pitch
11 to 41, 45-46, 50 to 93
41-42, 44-45, 46-47, 49-50
42 to 44, 47 to 49
1-2, 102-103, 147-148, 281-282
10-11, 93-94
2 to 10, 94 to 102, 148 to 281
Bumped PAD size
(Bottom)
104 to 146, 283 to 325
11 to 41, 45, 46, 50 to 93
42 to 44, 47 to 49
1, 103, 147, 282
Bumped PAD height
All PAD
X
8900
Size
Y
3000
60
80
110
120
131
90
37 92
92 37
57 92
67 92
72 97
18
Unit
µm
Figure 2. Align Key Coordination
COG Align Key Coordination
30µm 30µm 30µm
30µm 30µm 30µm
ILB Align Key Coordination
60µm
Potting Mark Coordination
72µm
(-4230.0, -1415.0)
(4230.0, -1430.0)
upper left : (-4365.0, 1415.0)
lower right : (4365.0, -1415.0)
(4346.0, 1406.0)
5 Page 
SLS System Logic Semiconductor
SL20T0081
System Interface pins
Pin Name
I/O
Function
RESET
D7 ~ D0
(SI)
(SCK)
RS
CE1
CE2
RD
(E)
WR
(R/W)
P68/80
I
Device Reset pin.
When RESET = 0, device initialization operation is executed.
8bit bi-directional data bus that should be connected to the standard MPU data bus.
When PS=0 the serial interface is enabled and pins are set as following.
D7 : Serial data input (SI)
I/O
D6 : Serial interface clock input (SCK)
D5 ~ D0 : high impedance state
When the chip does not be selected, D7 ~ D0 are set to high impedance.
Display data / Control data selection signal input pin
I RS = 1 : D7 ~ D0 input are display data
RS = 0 : D7 ~ D0 input are control data
Chip Select signal input pins
I When CE1 = 0 and CE2 = 1, then the chip select becomes active,
and data/command I/O is enabled.
• When the device connected to an 8080 MPU bus, this pin acts as “active LOW” read
signal input pin. If the device is selected and RD = 0, then SL20T0081 outputs the data
I
to data bus pins.
• When the device connected to a 6800 MPU bus, this pin acts as “active HIGH” R/W
enable signal input pin. If the device is selected and RD = 1, then SL20T0081 executes
read or write operation that controlled by WR signal.
• When the device connected to an 8080 MPU bus, this pin acts as “active LOW” write
signal input pin. If the device is selected and WR = 0, then SL20T0081 accepts the data
via data bus pins.
I • When the device connected to a 6800 MPU bus, this pin acts as read/write control signal
input pin.
WR(R/W) = 1 : Read
WR(R/W) = 0 : Write
Bus type selection pin.
I P68/80 = 1 : 6800 MPU bus type interface.
P68/80 = 0 : 8080 MPU bus type interface
Parallel data transfer / Serial data transfer mode selection pin.
PS = 1 : Parallel data transfer mode.
PS = 0 : Serial data transfer mode.
PS I
PS Data transfer mode Read
Write
1 Parallel data transfer enabled enabled
0 Serial data transfer disabled enabled
Data bus
D7 ~D0
D7 (SI)
SCK pin
-
D6 (SCK)
When PS = 0, RD(E) and WR(R/W) pins are fixed to either 0 or 1.
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet SL20T0081.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SL20T0081 | SLS System Logic Semiconductor | System Logic Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |