DataSheet.es    


PDF ISL6700 Data sheet ( Hoja de datos )

Número de pieza ISL6700
Descripción Half-Bridge Driver
Fabricantes Intersil Corporation 
Logotipo Intersil Corporation Logotipo



Hay una vista previa y un enlace de descarga de ISL6700 (archivo pdf) en la parte inferior de esta página.


Total 8 Páginas

No Preview Available ! ISL6700 Hoja de datos, Descripción, Manual

®
Data Sheet
December 29, 2004
ISL6700
FN9077.6
80V/1.25A Peak, Medium Frequency, Low
Cost, Half-Bridge Driver
The ISL6700 is an 80V/1.25A peak, medium frequency, low
cost, half-bridge driver IC available in 8-lead SOIC and
12-lead QFN plastic packages. The low-side and high-side
gate drivers are independently controlled and matched to
25ns. This gives the user maximum flexibility in dead-time
selection and driver protocol. Undervoltage protection on
both the low-side and high-side supplies force the outputs
low. Non-latching, level-shift translation is used to control the
upper drive circuit. Unlike some competitors, the high-side
output returns to its correct state after a momentary
undervoltage of the high-side supply.
Ordering Information
PART
TEMP. RANGE
NUMBER
(°C)
PACKAGE PKG. DWG. #
ISL6700IB
-40 to 125 8 Ld SOIC
M8.15
ISL6700IBZ
(See Note)
-40 to 125
8 Ld SOIC
(Pb-free)
M8.15
ISL6700IR
-40 to 125 12 Ld 4x4 QFN L12.4x4
ISL6700IRZ
(See Note)
-40 to 125
12 Ld 4x4 QFN L12.4x4
(Pb-free)
Add “-T” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Pinouts
ISL6700IB (SOIC)
TOP VIEW
VDD 1
HI 2
LI 3
VSS 4
8 HB
7 HO
6 HS
5 LO
Features
• Drives 2 N-Channel MOSFETs in Half-Bridge
Configuration
• Space Saving SO8 and Low RC-S QFN Packages
• Phase Supply Max Voltage to 80VDC
• Bootstrap Supply Max Voltage to 96VDC
• Drives 1000pF Load with Rise and Fall Times Typ. 15ns
• TTL/CMOS Compatible Input Thresholds
• Independent Inputs for Non-Half-Bridge Topologies
• No Start-Up Problems
• Low Power Consumption
• Wide Supply Range
• Supply Undervoltage Protection
• QFN Package
- Compliant to JEDEC PUB95 MO-220 QFN
- Quad Flat No Leads - Package Outline
• Pb-Free Available (RoHS Compliant)
Applications
• Telecom/Datacom Power Supplies
• Half-Bridge Converters
• Two-Switch Forward Converters
• Active Clamp Forward Converters
ISL6700IR (QFN)
TOP VIEW
12 11 10
HI 1
9 HO
NC 2
EPAD
8 NC
LI 3
7 HS
456
NOTE: EPAD = Exposed PAD.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002-2004. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.

1 page




ISL6700 pdf
ISL6700
Electrical Specifications
PARAMETERS
VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO, Unless Otherwise Specified (Continued)
TJ = 25°C
TJ = -40°C TO
125°C
SYMBOL
TEST CONDITIONS
MIN TYP MAX MIN MAX UNITS
GATE DRIVER OUTPUT PINS: LO & HO
Low Level Output Voltage
High Level Output Voltage
Peak Pullup Current
Peak Pulldown Current
VOL
VDD-VOH
IO+
IO-
IOUT = 0A
IOUT = 0A
VOUT = 0V
VOUT = 12V
- - 0.1 - 0.1 V
- - 0.1 - 0.1 V
- 1.4 - - - A
- 1.3 - - - A
Switching Specifications VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO, Unless Otherwise Specified
PARAMETERS
SYMBOL
TEST
CONDITIONS
TJ = 25°C
MIN TYP MAX
TJ = -40°C
TO 125°C
MIN MAX UNITS
Lower Turn-off Propagation Delay
(LI Falling to LO Falling)
tLPHL
- 45 50 - 65 ns
Upper Turn-off Propagation Delay
(HI Falling to HO Falling)
tHPHL
- 60 75 - 90 ns
Lower Turn-on Propagation Delay
(LI Rising to LO Rising)
tLPLH
- 75 82 - 95 ns
Upper Turn-on Propagation Delay
(HI Rising to HO Rising)
tHPLH
- 70 75 - 95 ns
Deadtime, (tHPLH - tLPHL)
DHtON LI, HI switched simultaneously 0 24 - 0 - ns
Deadtime, (tLPLH - tHPHL)
DLtON
0 17 - 0 - ns
Rise Time
tR - 5 20 - 25 ns
Fall Time
tF - 5 20 - 25 ns
Delay Matching: Lower Turn-On and Upper Turn-Off
tMON
- 8 20 - 25 ns
Delay Matching: Lower Turn-Off and Upper Turn-On
tMOFF
- -15 25 - 30 ns
Pin Descriptions
SYMBOL
VDD
HI
LI
VSS
LO
HS
HO
HB
EPAD
DESCRIPTION
Positive supply to control logic and lower gate drivers. De-couple this pin to VSS. Connect anode of bootstrap diode to this pin.
Logic level input that controls the HO output.
Logic level input that controls the LO output.
Chip negative supply, generally will be ground.
Low-side output. Connect to gate of low-side power MOSFET.
High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this
pin.
High-side output. Connect to gate of high-side power MOSFET.
High-side bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive
side of bootstrap capacitor to this pin.
Exposed pad. Connect to ground or float. The EPAD is electrically isolated from all other pins.
5 FN9077.6
December 29, 2004

5 Page










PáginasTotal 8 Páginas
PDF Descargar[ Datasheet ISL6700.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ISL6700Half-Bridge DriverIntersil Corporation
Intersil Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar