|
|
PDF CXP841P24 Data sheet ( Hoja de datos )
| Número de pieza | CXP841P24 | |
| Descripción | CMOS 8-bit Single Chip Microcomputer | |
| Fabricantes | Sony Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CXP841P24 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
CXP841P24
CMOS 8-bit Single Chip Microcomputer
Description
The CXP841P24 is a CMOS 8-bit microcomputer
integrating on a single chip an A/D converter, serial
interface, timer/counter, time base timer, capture
timer/counter, and remote control reception circuit
besides the basic configurations of 8-bit CPU, ROM,
RAM, and I/O port.
The CXP841P24 also provides a sleep/stop function
that enables lower power consumption.
This IC is the PROM-incorporated version of the
CXP84124 with built-in mask ROM. This provides the
additional feature of being able to write directly into
the program. Thus, it is most suitable for evaluation
use during system development and for small-quantity
production.
80 pin QFP (Plastic)
Structure
Silicon gate CMOS IC
Features
• Wide-range instruction system (213 instructions) to cover various types of data
— 16-bit arithmetic/multiplication and division/boolean bit operation instructions
• Minimum instruction cycle
400ns at 10MHz operation
122µs at 32kHz operation
• Incorporated PROM capacity
24K bytes
• Incorporated RAM capacity
624 bytes
• Peripheral functions
— A/D converter
8 bits, 8 channels, successive approximation method
(Conversion time of 32µs/10MHz)
— Serial interface
SIO with 8-bit, 8-stage FIFO incorporated for data use
(Auto transfer for 1 to 8 bytes), 1 channel
8-bit standard SIO, 1 channel
— Timer
8-bit timer
8-bit timer/counter
19-bit time base timer
16-bit capture timer/counter
32kHz timer/counter
— Remote control reception circuit Incorporated noise elimination circuit
Incorporated 8-bit, 6-stage FIFO for measurement data
— PWM output
14 bits, 1 channel
• Interruption
14 factors, 15 vectors, multi-interruption possible
• Standby mode
Sleep/stop
• Package
80-pin plastic QFP
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E93217A7X-PS
1 page  
Symbol
I/O
PG0 to PG7 I/O
PH0 to PH7 I/O
PI0/INT0
to
PI3/INT3
PI4 to PI7
EXTAL
XTAL
TEX
TX
RST
AVREF
AVss
VDD
Vpp
Vss
I/O/Input
I/O
Input
Output
Input
Output
Input
Input
CXP841P24
Description
(Port G)
8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-
up resistor can be set through the software in a unit of 4 bits.
(8 pins)
(Port H)
8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-
up resistor can be set through the software in a unit of 4 bits.
(8 pins)
(Port I)
8-bit I/O ports. I/O can be set in a unit of single
bits. Incorporation of pull-up resistor can be set
through the software in a unit of 4 bits.
(8 pins)
External interruption
request inputs.
Crystal connectors for system clock oscillation. When the clock is supplied
externally, input to EXTAL; opposite phase clock should be input to XTAL.
Crystal connectors for 32kHz timer/counter clock generation circuit.
Connect a 32kHz crystal oscillator between TEX and TX.
For usage as event input, connect clock oscillation source to TEX, and
open TX.
Low-level active, system reset.
Reference voltage input for A/D converter.
A/D converter GND.
Positive power supply.
Positive power supply for incorporated PROM writing.
Connect to VDD during normal operation.
GND
–5–
5 Page 
CXP841P24
Recommended Operating Conditions
(Vss = 0V reference)
Item
Symbol Min.
Max. Unit
Remarks
4.5 5.5
High-speed mode guaranteed operation
range∗1
Supply voltage
VDD 3.5
2.7
5.5
Low-speed mode guaranteed operation
V range∗1
5.5 Guaranteed operation range with TEX clock
High level input
voltage
Low level input
voltage
2.5 5.5
Guaranteed data hold range during stop
Vpp
Vpp = VDD
V ∗5
VIH 0.7VDD VDD V ∗2
VIHS
0.8VDD
VDD
V Hysteresis input∗3
VIHEX VDD – 0.4 VDD + 0.3 V EXTAL∗4
VIL 0 0.3VDD V ∗2
VILS 0 0.2VDD V Hysteresis input∗3
VILEX
–0.3
0.4 V EXTAL∗4
Operating temperature Topr
–10
+75 °C
∗1 High-speed mode selects 1/2 frequency demultiplication clock; low-speed mode selects 1/16 frequency
demultiplication clock.
∗2 Value for each pin of normal input ports (PA, PB3, PB4, PB6, PC, PD, PF to PH, PI4 to PI7).
∗3 Value of the following pins: RST, CINT, CS0, SCK0, SCK1, EC0, EC1, RMC, NMI, INT0, INT1, INT2,
INT3.
∗4 Specifies only during external clock input.
∗5 Vpp and VDD should be set to the same voltage.
– 11 –
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet CXP841P24.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CXP841P24 | CMOS 8-bit Single Chip Microcomputer | Sony Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |