|
|
PDF PI6C557-05B Data sheet ( Hoja de datos )
| Número de pieza | PI6C557-05B | |
| Descripción | PCIe 3.0 Clock Generator | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI6C557-05B (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
PI6C557-05B
PCIe® 3.0 Clock Generator with 4 HCSL Outputs
Product Features
• PCIe® 3.0 complaint
→PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.)
• LVDS compatible outputs
• Supply voltage of 3.3V ±5%
• 25MHz crystal or clock input frequency
• HCSL outputs, 0.7V Current mode differential pair
• Jitter 40ps cycle-to-cycle (typ)
• Spread of -0.5%, -1.0%, -1.5%, and no spread
• Industrial temperature range
• Spread Bypass option available
• Spread and frequency selection via external pins
• Packaging: (Pb-free and Green)
→20-pin, 173-mil wide TSSOP
Description
The PI6C557-05B is a spread spectrum clock generator compliant
to PCI Express® 3.0 and Ethernet requirements. The device is used
for PC or embedded systems to substantially reduce Electromagnetic
Interference (EMI).
The PI6C557-05B provides four differential (HCSL) or LVDS
spread spectrum outputs. The PI6C557-05B is configured to select
spread and clock selection. Using Pericom's patented Phase-Locked
Loop (PLL) techniques, the device takes a 25MHz crystal input
and produces four pairs of differential outputs (HCSL) at 100MHz
and 200MHz clock frequencies. It also provides spread selection
of -0.5%, -1.0%, -1.5%, and no spread.
Block Diagram
Pin Configuration
VDD PD OE
2
S[2:0] 3
Spread
Spectrum/
Output
clock
selection
SS Circuitry
25 MHzX1/CLK
crystal
or clock X2
Crystal
Driver
PCualpliancgitors
PLL
2
GND
Rr(IREF)
CLK0
CLK0
CLK1
CLK1
CLK2
CCLLKK23
CLK3
VDDXD
S0
S1
S2
X1
X2
PD
OE
GNDXD
IREF
1
2
3
4
5
6
7
8
9
10
20 CLK0
19 CLK0
18 CLK1
17 CLK1
16 GNDODA
15 VDDODA
14 CLK2
13 CLK2
12 CLK3
11 CLK3
All trademarks are property of their respective owners.
11-0064
1
www.pericom.com
P-0.1
04/29/11
1 page  
PI6C557-05B
PCIe 2.0/3.0 Clock Generator with 4 HCSL Outputs
Application Information
LVDS Recommendations for Differential Routing
L1 length, route as non-coupled 50-Ohm trace.
L2 length, route as non-coupled 50-Ohm trace.
RP
RQ
RT
L3 length, route as 100Ω differential trace.
L3 length, route as 100Ω differential trace.
LVDS Device Routing
Dimension or Value
0.5 max
0.2 max
100
100
150
Unit
inch
inch
Ohm
Ohm
Ohm
PI6C557-05
Clock
Output
L1
RQ
L1’
RT
RT
L2’ L2
L3
L3’
RP
LVDS
Device
Load
Typical LVDS Waveform
1325 mV
1000 mV
tOR
500 ps
1250 mV
1150 mV
500 ps
tOF
1250 mV
1150 mV
All trademarks are property of their respective owners.
11-0064
5
www.pericom.com
P-0.1
04/29/11
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet PI6C557-05B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI6C557-05 | PCIe 2.0 Clock Generator | Pericom Semiconductor |
| PI6C557-05B | PCIe 3.0 Clock Generator | Pericom Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |