|
|
PDF PI6CEQ20200 Data sheet ( Hoja de datos )
| Número de pieza | PI6CEQ20200 | |
| Descripción | Gen2 / Gen3 Buffer | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI6CEQ20200 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
Features
ÎÎPCIe Gen2/ Gen3* compliant clock buffer/ZDB
* Gen3 performance only available in Commercial temp
ÎÎInternal equalization for better signal integrity
ÎÎ2 HCSL outputs
ÎÎDual PLL bandwidth for SSC tracking
ÎÎCycle-to-Cycle Jitter : 40ps (typ)
ÎÎOutput-to-Output Skew <10ps
ÎÎ3.3V supply voltage
ÎÎTSSOP-20 packages
Applications
ÎÎServers
ÎÎEmbedded computing systems
ÎÎNetworking systems
Block Diagram
PI6CEQ20200
PCIe® Gen2 / Gen3 Buffer
Description
The PI6CEQ20200 is a high performance PCIe Gen2/ Gen3
zero delay buffer with two HCSL outputs. Pericom’s proprietary
equalization technique used in this device improves signal
integrity and makes this device suitable for PCIe Gen2/ Gen3
applications even when the input from the main clock has to
travel a long distance.
Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)
SRCIN
SRCIN#
EQ
PLL_BW_SEL
SCLK
SDATA
Control
PLL
OE0#
CLK0
CLK0#
OE1#
CLK1
CLK1#
PLL_BW_SEL
SRCIN
SRCIN#
OE_0#
VDD
GND
CLK0
CLK0#
VDD
SDATA
1
2
3
4
5
6
7
8
9
10
20 VDDA
19 GNDA
18 IRef
17 OE_1#
16 VDD
15 GND
14 CLK1
13 CLK1#
12 VDD
11 SCLK
15-0058
1 www.pericom.com
Rev B
05/05/15
1 page  
PI6CEQ20200
PCIe® Gen2 / Gen3 Buffer with Equalization
HCSL AC Switching Characteristics(*1, *2, *3) (Over Operating Conditions) Continued..
Symbol
PLLLBW
TOEN
TOEF
TSQD
Parameter
PLL Loop Bandwidth
OE enable time
OE disable time
Squelch detect time
Conditions
PLL_BW_SEL=1
PLL_BW_SEL=0
Input level is less than 150mV
(single-ended)
Min.
1.3
0.25
Typ.
50
Notes:
1. Test configuration is Rs=33Ω, Rp=49.9Ω, and 2pF
2. Measurement is taken from Single Ended waveform.
3. Measurement is taken from Differential waveform.
Max.
3
1
100
100
Unit
MHz
MHz
ns
ns
ns
HCSL Output Buffer Characteristics
VDD
(3.3V ± 5%)
RO
ROS
Iout
VOUT = 0.85V max
IOUT
0V
Slope ~ 1/Rs
0.85V
Simplified diagram of current-mode output buffer
HCSL Output Buffer Characteristics
Symbol
RO
ROS
VOUT
Minimum
3000Ω
unspecified
N/A
Maximum
N/A
unspecified
850mV
15-0058
5 www.pericom.com
Rev B
05/05/15
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet PI6CEQ20200.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI6CEQ20200 | Gen2 / Gen3 Buffer | Pericom Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |