|
|
PDF PI4MSD5V9542A Data sheet ( Hoja de datos )
| Número de pieza | PI4MSD5V9542A | |
| Descripción | 2 Channel I2C bus Multiplexer | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI4MSD5V9542A (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
PI4MSD5V9542A
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
2 Channel I2Cbus Multiplexer with interrupt logic
Features
1-of-2 bidirectional translating multiplexer
I2C-bus interface logic
Operating power supply voltage :1.65 V to 5.5 V
Allows voltage level translation between 1.2V,
Description
The PI4MSD5V9542A is a 1-of-2 bidirectional
translating multiplexer, controlled via the I2C bus. The
SCL/SDA upstream pair fans out to two SCx/SDx
downstream pairs, or channels.
1.8V,2.5 V, 3.3 V and 5 V buses
Low standby current
Low Ron switches
Channel selection via I2C bus
Power-up with all multiplexer channels deselected
Capacitance isolation when channel disabled
No glitch on power-up
Supports hot insertion
5 V tolerant inputs
0 Hz to 400 kHz clock frequency
ESD protection exceeds 8000 V HBM per JESD22-
Only one SCx/SDx channel is selected at a time,
determined by the contents of the programmable control
register. Two interrupt inputs, INT0 and INT1, one for
each of the SCx/SDx downstream pairs, are provided.
One interrupt output, INT, which acts as an AND of the
two interrupt inputs, is provided.
A power-on reset function puts the registers in their
default state and initializes the I2C bus state machine
with no channels selected.
The pass gates of the multiplexer are constructed
such that the VCC pin can be used to limit the maximum
A114, and 1000 V CDM per JESD22-C101
Latch-up testing is done to JEDEC Standard
high voltage which will be passed by the
PI4MSD5V9542A. This allows the use of different bus
JESD78 which exceeds 100 mA
Packages offered: SOIC-14W,TSSOP-14L
voltages on each SCx/SDx pair, so that1.2V, 1.8 V, 2.5
V, or 3.3 V parts can communicate with 5 V parts
without any additional protection. External pull-up
resistors pull the bus up to the desired voltage level for
each channel. All I/O pins are 5 V tolerant.
Pin Configuration
TSSOP
SOIC
Pin Description
Pin Pin
No Name
1 A0
2 A1
3 A2
Type
Input
Input
Input
Description
address input 0
address input 1
address input 2
4 INT0 Input active LOW interrupt input 0
5 SD0
I/O
6 SC0
I/O
7 GND Ground
serial data 0
serial clock 0
supply ground
8 INT1
9 SD1
10 SC1
Input active LOW interrupt input 1
I/O serial data 1
I/O serial clock 1
11 INT
Output active LOW interrupt output
12 SCL
I/O
serial clock line
13 SDA
I/O
serial data line
14 VCC Power
supply voltage
2015-07-0033
PT0523-4 8/18/15
1
1 page  
PI4MSD5V9542A
2 Channel I2C bus Multiplexer
with Interrupt Logic
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
I2C Interface Timing Requirements
Symbol
fscl
tLow
tHigh
tSP
tSU:DAT
tHD:DAT
tr
tf
tBUF
tSU:STA
tHD:STA
tSU:STO
tVD:DAT
tVD:ACK
Cb
Parameter
I2C clock frequency
I2C clock high time
I2C clock low time
I2C spike time
I2C serial-data setup time
I2C serial-data hold time
I2C input rise time
I2C input fall time
I2C bus free time between stop and start
I2C start or repeated start condition setup
I2C start or repeated start condition hold
I2C stop condition setup
Valid-data time (high to low) [2]
SCL low to SDA output low valid
Valid-data time (low to high) [2]
SCL low to SDA output high valid
Valid-data time of ACK condition
ACK signal from SCL low to SDA output low
I2C bus capacitive load
STANDARD MODE
I2C BUS
MIN MAX
0 100
4.7
4
50
250
0[1]
1000
300
4.7
4.7
4
4
1
0.6
1
400
FAST MODE
I2C BUS
UNIT
MIN MAX
0 400 kHz
1.3 μs
0.6 μs
50 ns
100 ns
0 [1] μs
300 ns
300 ns
1.3 μs
0.6 μs
0.6 μs
0.6 μs
1 μs
0.6 μs
1 μs
400 pF
Notes:
[1] A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the VIH min of the SCL
signal), in order to bridge the undefined region of the falling edge of SCL.
[2] Data taken using a 1-kΩ pullup resistor and 50-pF load Notes
Figure 2. Definition of timing on the I2C-bus
2015-07-0033
5
PT0523-4 8/18/15
5 Page 
PI4MSD5V9542A
2 Channel I2C bus Multiplexer
with Interrupt Logic
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Data is transmitted to the PI4MSD5V9542A control register using the write mode shown in bellow
Figure 11. Write Control Register
Data is transmitted to the PI4MSD5V9542A control register using the write mode shown in bellow
Figure 12. Read Control Register
2015-07-0033
PT0523-4 8/18/15
11
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet PI4MSD5V9542A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI4MSD5V9542A | 2 Channel I2C bus Multiplexer | Pericom Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |