|
|
PDF 54FCT377 Data sheet ( Hoja de datos )
| Número de pieza | 54FCT377 | |
| Descripción | Octal D-Type Flip-Flop | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 54FCT377 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
October 1999
54FCT377
Octal D-Type Flip-Flop with Clock Enable
General Description
The ’FCT377 has eight edge-triggered, D-type flip-flops with
individual D inputs and Q outputs. The common buffered
Clock (CP) input loads all flip-flops simultaneously, when the
Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D in-
put, one setup time before the LOW-to-HIGH clock transi-
tion, is transferred to the corresponding flip-flop’s Q output.
The CE input must be stable only one setup time prior to the
LOW-to-HIGH clock transition for predictable operation.
Features
n Clock enable for address and data synchronization
applications
n Eight edge-triggered D flip-flops
n Buffered common clock
n See ’FCT273 for master reset version
n See ’FCT373 for transparent latch version
n See ’FCT374 for TRI-STATE® version
n TTL input and output level compatible
n CMOS power consumption
n Output sink capability of 32 mA, source capability of
12 mA
n Standard Microcircuit Drawing (SMD) 5962-8762701
Ordering Code
Military
54FCT377DMQB
54FCT377FMQB
54FCT377LMQB
Connection Diagram
Package
Number
J20A
W20A
E20A
Pin Assignment for
DIP and Cerpack
Package Description
20-Lead Ceramic Dual-In-Line
20-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier, Type C
Pin Assignment for LCC
DS100952-1
DS100952-11
Pin
Names
D0– D7
CE
CP
Q0– Q7
Description
Data Inputs
Clock Enable (Active LOW)
Clock Pulse Input
Data Outputs
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS100952
www.national.com
1 page  
AC Loading
DS100952-4
*Includes jig and probe capacitance
FIGURE 1. Standard AC Test Load
DS100952-5
FIGURE 5. Propagation Delay,
Pulse Width Waveforms
FIGURE 2. VM = 1.5V
Input Pulse Requirements
DS100952-6
Amplitude Rep. Rate
tw
3.0V
1 MHz 500 ns
tr
2.5 ns
tf
2.5 ns
FIGURE 3. Test Input Signal Requirements
FIGURE 6. Setup Time, Hold Time
and Recovery Time Waveforms
DS100952-9
DS100952-8
FIGURE 4. Propagation Delay Waveforms for
Inverting and Non-Inverting Functions
5
www.national.com
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet 54FCT377.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 54FCT374 | Octal D-Type Flip-Flop | National Semiconductor |
| 54FCT374 | 54FCT374 Octal D-Type Flip-Flop with -TRISTATE Outputs |  Texas Instruments |
| 54FCT377 | Octal D-Type Flip-Flop | National Semiconductor |
| 54FCT377 | 54FCT377 Octal D-Type Flip-Flop with Clock Enable | Texas Instruments |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |