|
|
PDF PI6LC48C51 Data sheet ( Hoja de datos )
| Número de pieza | PI6LC48C51 | |
| Descripción | Ethernet / SATA LVCMOS Clock Generator | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI6LC48C51 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
PI6LC48C51
Ethernet / SATA LVCMOS Clock Generator
Features
ÎÎSingle LVCMOS output
ÎÎSupports 70MHz - 170MHz output frequency range
ÎÎRMS phase jitter @ 155.52MHz, (1.875MHz – 20MHz):
0.2ps (typical)
ÎÎFull 3.3V or 2.5V supply modes
ÎÎIndustrial ambient operating temperature
ÎÎAvailable in lead-free package: 8-TSSOP
Description
The PI6LC48C51 is a single LVCMOS output synthesizer opti-
mized to generate Ethernet, SONET/SDH, or SATA reference
clock frequencies and is a member of Pericom’s HiFlex family
of high performance clock solutions. Using a MHz crystal with
different frequencies, It can generate various output frequencies
with very low phase jitter.
It is ideal for Ethernet, SONET/SDH, and SATA/SAS interfaces
in all kind of systems.
Applications
ÎÎNetworking systems
ÎÎSONET / SDH systems
ÎÎServer / Storage Systems
Block Diagram
Pin Configuration
XTAL_IN
XTAL_OUT
OSC
FS
PFD VCO
/N
OE
CLK
/32
VDDA
OE
XTAL_OUT
XTAL_IN
1
2
3
4
8 VDD
7 CLK
6 GND
5 FS
15-0106
1 www.pericom.com
PI6LC48C51
Rev. A
08/27/15
1 page  
LVCMOS Test Circuit
[+VDD/2]
[+VDD/2]
VDDA
VDD
GND
[-VDD/2]
Z = 50Ω
PI6LC48C51
Ethernet / SATA LVCMOS Clock Generator
Scope
50Ω
Power Supply Filtering Techniques
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perfor-
mance, power supply isolation is required. The PI6LC48C51 provides separate power supplies to isolate any high switching noise
from the outputs to the internal PLL. VDD and VDDA should be individually connected to the power supply plane through vias, and
0.1μF bypass capacitors should be used for each pin. Figure below illustrates this for a generic VDD pin and also shows that VDDA
requires that an additional 10Ω resistor along with a 10μF bypass capacitor be connected to the VDDA pin.
VDD
3.3V or 2.5V
0.1µF
10Ω *
VDDA
0.1µF
10µF
* If VDD is 2.5V, the resistor value will be di erent, see app note for details
15-0106
5 www.pericom.com
PI6LC48C51
Rev. A
08/27/15
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet PI6LC48C51.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI6LC48C51 | Ethernet / SATA LVCMOS Clock Generator | Pericom Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |