DataSheet.es    

SN74LS113A PDF File ( Datasheet )

Texas Instruments
SN74LS113ADR
Ls Series, Dual Negative Edge Triggered J-k Flip-flop, Complementary Output, PDSO14

PDF Datasheet
DistributorStock110100Link
Rochester Electronics2,5000.1589Visit Site
Verical2,500Visit Site
Worldway Electronics29,0100.13980.1372Visit Site
Esaler Electronic1,5100.20.1980.197Visit Site
Easev6750.048020.045619Visit Site
Fmall Co., Limited24,4200.10420.0974Visit Site
Win Source20Visit Site
Powered by Octopart



 



SN74LS113A Description
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 , 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going e
Motorola Semiconductors
Motorola Semiconductors



Related Part Number

SN761634  |  SN74LVTH182652A  

SN74ABT16245A-EP  |  SN74LV165  

SN75C1167  |  SN74HC240  



DataSheet.es    |   2020   |  Contacto