|
| 74LS241 Description |
| Octal Buffers/Line Drivers/Line Receivers
Unit: mm
24.50 25.40 Max 20 11 7.00 Max 6.30 1 0.89
1.27 Max
10 1.30 2.54 Min 5.08 Max 7.62
0.51 Min
2.54 ± 0.25
0.48 ± 0.10
0.25 0.05 0° 15°
+ 0.11
Hitachi Code JEDEC EIAJ Weight (reference value)
DP-20N Conforms 1.26 g
Unit: mm
12.6 13 Max
20
11
1
10
5.5
0.80 Max
2.20 Max
*0.22 ± 0.05 0.20 ± 0.04
0.20 7.80 + 0.30
1.15
1.27 *0.42 ± 0.08 0.40 ± 0.06
0.10 ± 0.10
0° 8°
0.70 ± 0.20
0.15
0.12 M
*Dimension including the plating thickness Base material dimensio
Hitachi Semiconductor |
| Octal 3-STATE Buffer/Line Driver/Line Receiver
DM74LS240 DM74LS241 Octal 3-STATE Buffer, Line Driver, Line Receiver
August 1986 Revised March 2000
DM74LS240 DM74LS241 Octal 3-STATE Buffer, Line Driver, Line Receiver
General Description
These buffers, line drivers are designed to improve both the performance and PC board density of 3-STATE buffers, drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters, receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improv
Fairchild Semiconductor |
| Related Part Number |
74LVC2G125-Q100 | 74LS191 74LS47 | 74LS139A 74LS626 | 74LS673 |
| DataSheet.es | 2020 | Contacto |