DataSheet.es    


PDF AK5388A Data sheet ( Hoja de datos )

Número de pieza AK5388A
Descripción 120dB 24-bit 192kHz 4-Channel ADC
Fabricantes AKM 
Logotipo AKM Logotipo



Hay una vista previa y un enlace de descarga de AK5388A (archivo pdf) en la parte inferior de esta página.


Total 31 Páginas

No Preview Available ! AK5388A Hoja de datos, Descripción, Manual

[AK5388A]
AK5388A
120dB 24-bit 192kHz 4-Channel ADC
GENERAL DESCRIPTION
The AK5388A is a 24bit, 216kHz sa mpling 4-channel A/D converter for high-end audio systems. The
modulator in the AK5388A uses AKM’s Enhanced Dual Bit architecture, enabling the AK5388A to realize
high accuracy and low cost. The AK5388A achiev es 120dB dynamic range and 110dB S/(N+D), and an
optional mono mode extends dynamic range to 123dB. The AK5388A’s di gital filter features a modified
FIR architecture that minimizes group delay while maintaining excellent linear phase response. So the
device is suitable for professional audio applications including record ing, sound reinforcement, effects
processing, sound cards, and high-end A/V receivers.The AK5388A is available in 44pin LQFP package.
FEATURES
‡ Sampling Rate: 8kHz ~ 216kHz
‡ Full Differential Inputs
‡ S/(N+D): 110dB
‡ DR, S/N: 120dB(Mono Mode: 123dB)
‡ Short Delay Digital Filter (GD=12.6/fs)
Passband: 0~21.648kHz (@fs=48kHz)
Ripple: 0.01dB
Stopband: 80dB
‡ Digital HPF
‡ Power Supply: 4.75 ~ 5.25V(Analog), 3.0 ~ 3.6V(Digital)
‡ Output format: 24bit MSB justified, I2S or TDM
‡ Cascade TDM I/F: 8ch/48kHz, 4ch/96kHz, 4ch/192kHz
‡ Master & Slave Mode
‡ Overflow Flag
‡ Power Dissipation: 575 mW (@fs=48kHz)
‡ Package: 44pin LQFP
AVDD1 VSS1 AVDD2 VSS6 DVDD1 VSS3 DVDD2 VSS4 VSS5
LIN1+
LIN1-
ΔΣ
Modulator
Decimation
Filter
RIN1+
RIN1-
LIN2+
LIN2-
ΔΣ
Modulator
ΔΣ
Modulator
Decimation
Filter
Decimation
Filter
Audio
Interface
RIN2+
RIN2-
ΔΣ
Modulator
Decimation
Filter
VCOM1
VCOM2
Voltage Reference
Clock Divider
VREFP1 VREFL1 VREFP2 VREFL2 OVF PDN CKS0 CKS2 CKS2
LRCK
BICK
SDTO1
SDTO2
TDMIN
MSN
DIF
TDM0
TDM1
HPF
MONO
MCLK
MS1494-E-02
-1-
2013/05
http://www.Datasheet4U.com

1 page




AK5388A pdf
[AK5388A]
Handling of Unused Pin
The unused I/O pins should be processed appropriately as below.
Classification Pi
n Name
Analog
LIN1+/, RIN1+/
LIN2+/, RIN+/
OVF
Digital
TEST1
TEST2
TEST3
Setting
These pins should be connected to VSS1-6
These pins should be connected to VSS1-6
This pin should be open.
This pin should be connected to VSS1-6
This pin should be connected to VSS1-6
This pin should be connected to VSS1-6
(VSS1-6=0V; Note 1)
ABSOLUTE MAXIMUM RATINGS
Parameter Symbol
min
Power
Supplies:
Analog
Analog
AVDD1
AVDD2
0.3
0.3
Digital
DVDD1
0.3
Digital Output Buffer
DVDD2
0.3
max Unit
6.0 V
6.0 V
6.0 V
6.0 V
Input Current, Any Pin Except Supplies
IIN
±10 m
A
Analog Input Voltage (Note 2)
VINA
VINA
0.3
0.3
AVDD1+0.3
AVDD2+0.3
V
Digital Input Voltage (Note 3)
VIND
VIND
0.3
0.3
DVDD1+0.3
DVDD2+0.3
V
Ambient Temperature (power applied)
Ta 10 70 °C
Storage Temperature
Tstg 65 150 °C
Note 1. All voltages with respect to VSS1-6 pins.
Note 2. VREFP1, VREFP2, VREFL1, VREFL2, AINL1/2+, AINL1/2-, AINR1/2+ and AINR1/2- pins
Note 3. PDN, CKS0, CKS1, CKS2, TDMIN, MCLK, BICK, LRCK, DIF, TDM0, TDM1, HPFE, MONO and TST1/2/3
pins
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
MS1494-E-02
-5-
2013/05

5 Page





AK5388A arduino
[AK5388A]
Parameter Symbol
Audio Interface Timing (Slave mode)
Normal mode (TDM1=“L”, TDM0=“L”)
BICK Period
Normal Speed Mode
Double , Quad Speed Mode
Duty Cycle
LRCK Edge to BICK “” (Note 14)
BICK “” to LRCK Edge (Note 14)
LRCK to SDTO1/2 (MSB) (Except I2S mode)
BICK “” to SDTO1/2
TDM256 mode (TDM1=“L”, TDM0=“H”)
BICK Period
Duty Cycle
LRCK Edge to BICK “
BICK “” to LRCK Edge
(Note 14)
(Note 14)
BICK “” to SDTO1/2
(Note 15)
TDMIN Setup time
TDM128 mode (TDM1=“H”, TDM0=“H”)
(8KHz fs < 108KHz)
BICK Period
Duty Cycle
LRCK Edge to BICK “
(Note 14)
BICK “” to LRCK Edge
(Note 14)
BICK “” to SDTO1
(Note 15)
TDM128 mode (TDM1=“H”, TDM0=“H”)
(108KHz < fs 216KHz)
BICK Period
Duty Cycle
LRCK Edge to BICK “
(Note 14)
BICK “” to LRCK Edge
(Note 14)
SDTO1 Setup time BICK ““ (Note 15)
SDTO1 Hold time BICK ““ (Note 15)
TBCK
TBCK
Duty
tLRB
tBLR
tLRS
tBSD
tBCK
Duty
tLRB
tBLR
tBSD
tTDMS
tBCK
Duty
tLRB
tBLR
tBSD
tBCK
Duty
tLRB
tBLR
tBSS
tBSH
min
1/128fs
1/64fs
40
20
20
1/256fs
40
20
20
16
1/128fs
40
20
20
1/128fs
40
10
10
10
5
typ
max Unit
ns
ns
60 %
ns
ns
ns
20 ns
ns
60 %
ns
ns
20 ns
ns
ns
60 %
ns
ns
20 ns
ns
60 %
ns
ns
ns
ns
MS1494-E-02
- 11 -
2013/05

11 Page







PáginasTotal 31 Páginas
PDF Descargar[ Datasheet AK5388A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
AK5388120dB 24-bit 192kHz 4-Channel ADCAKM
AKM
AK5388A120dB 24-bit 192kHz 4-Channel ADCAKM
AKM

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar