|
|
PDF MAX9247 Data sheet ( Hoja de datos )
| Número de pieza | MAX9247 | |
| Descripción | 2.5MHz-to-42MHz DC-Balanced LVDS Serializer | |
| Fabricantes | Maxim Integrated Products | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MAX9247 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
19-3955; Rev 4; 4/12
EVAALVUAAILTAIOBNLEKIT
27-Bit, 2.5MHz-to-42MHz
DC-Balanced LVDS Serializer
General Description
The MAX9247 digital video parallel-to-serial converter
serializes 27 bits of parallel data into a serial-data stream.
Eighteen bits of video data and 9 bits of control data are
encoded and multiplexed onto the serial interface, reduc-
ing the serial-data rate. The data-enable input determines
when the video or control data is serialized.
The MAX9247 pairs with the MAX9248/MAX9250 dese-
rializers to form a complete digital video serial link.
Interconnect can be controlled-impedance PCB traces or
twisted-pair cable. Proprietary data encoding reduces
EMI and provides DC balance. DC balance allows AC-
coupling, providing isolation between the transmitting
and receiving ends of the interface. The LVDS output is
internally terminated with 100Ω. For operating frequen-
cies less than 35MHz, the MAX9247 can also pair with
the MAX9218 deserializer.
ESD tolerance is specified for ISO 10605 with ±10kV
Contact Discharge and ±30kV Air-Gap Discharge.
The MAX9247 operates from a +3.3V core supply and
features a separate input supply for interfacing to 1.8V
to 3.3V logic levels. This device is available in a 48-lead
LQFP package and is specified from -40°C to +85°C or
-40°C to +105°C.
Applications
Navigation System Displays
In-Vehicle Entertainment Systems
Video Cameras
LCDs
Features
o Preemphasis Improves Eye Diagram and Signal
Integrity at the Output
o Proprietary Data Encoding for DC Balance and
Reduced EMI
o Control Data Sent During Video Blanking
o Five Control Data Inputs are Single-Bit-Error
Tolerant
o Programmable Phase-Shifted LVDS Signaling
Reduces EMI
o Output Common-Mode Filter Reduces EMI
o Greater Than 10m STP Cable Drive
o Wide ±2% Reference Clock Tolerance
o ISO 10605 and IEC 61000-4-2 Level 4
ESD Protection
o Separate Input Supply Allows Interface to 1.8V
to 3.3V Logic
o +3.3V Core Supply
o Space-Saving LQFP Package
o -40°C to +85°C and -40°C to +105°C Operating
Temperature Ranges
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX9247ECM+
-40°C to +85°C 48 LQFP
MAX9247ECM/V+ -40°C to +85°C 48 LQFP
MAX9247GCM+
-40°C to +105°C 48 LQFP
MAX9247GCM/V+ -40°C to +105°C 48 LQFP
+Denotes a lead(Pb)-free/RoHS-compliant package.
/V denotes an automotive qualified part.
Pin Configuration
TOP VIEW
GND
+
1
VCCIN
RGB_IN10
2
3
RGB_IN11 4
RGB_IN12 5
RGB_IN13 6
RGB_IN14 7
RGB_IN15 8
RGB_IN16 9
RGB_IN17 10
CNTL_IN0 11
CNTL_IN1 12
MAX9247
36 RNG0
35 RNG1
34 VCCLVDS
33 OUT+
32 OUT-
31 LVDSGND
30 LVDSGND
29 CMF
28 PWRDWN
27 VCCPLL
26 PLLGND
25 PRE
LQFP
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1 page  
27-Bit, 2.5MHz-to-42MHz
DC-Balanced LVDS Serializer
(VCC_ = +3.3V, RL = 100Ω, TA = +25°C, unless otherwise noted.)
Typical Operating Characteristics
WORST-CASE PATTERN
SUPPLY CURRENT vs. FREQUENCY
70
60
50 WITH PREEMPHASIS
40
30
WITHOUT PREEMPHASIS
20
10
0
0 10 20 30 40
FREQUENCY (MHz)
EYE DIAGRAM WITHOUT PREEMPHASIS
PRE = LOW
fREFCLK = 42MHz
2 METER CAT5 CABLE
100Ω TERMINATION
EYE DIAGRAM WITH PREEMPHASIS
PRE = HIGH
fREFCLK = 42MHz
2 METER CAT5 CABLE
100Ω TERMINATION
GND
100mV/div
GND
100mV/div
200ps/div
200ps/div
BIT-ERROR RATE vs. CABLE LENGTH
1.00E-14
CAT5 CABLE
1.00E-13
1.00E-12
1.00E-11
fREFCLK = 42MHz
840Mbps DATA RATE
FOR CABLE LENGTH < 10m
BER < 10-12
1.00E-10
0 2 4 6 8 10
CAT5 CABLE LENGTH (m)
12
CABLE LENGTH
vs. FREQUENCY BIT-ERROR RATE < 10-9
45
40
35
30
25
20
15
10
5
0 2 4 6 8 10 12 14 16 18 20
CABLE LENGTH (m)
_______________________________________________________________________________________ 5
5 Page 
CONTROL
PHASE
27-Bit, 2.5MHz-to-42MHz
DC-Balanced LVDS Serializer
TRANSITION
PHASE
VIDEO PHASE
TRANSITION
PHASE
CONTROL
PHASE
PCLK_IN
CNTL_IN
DE_IN
RGB_IN
= NOT SAMPLED BY PCLK_IN
Figure 9. Transition Timing
Transition Timing
The transition words require interconnect bandwidth
and displace control data. Therefore, control data is not
sampled (see Figure 9):
• Two clock cycles before DE_IN goes high
• During the video phase
• Two clock cycles after DE_IN goes low
The last sampled control data are latched at the deserial-
izer control data outputs during the transition and video
phases. Video data are latched at the deserializer RGB
data outputs during the transition and control phases.
Applications Information
AC-Coupling Benefits
AC-coupling increases the common-mode voltage to
the voltage rating of the capacitor. Two capacitors are
sufficient for isolation, but four capacitors—two at the
serializer output and two at the deserializer input—pro-
vide protection if either end of the cable is shorted to a
high voltage. AC-coupling blocks low-frequency
ground shifts and common-mode noise. The MAX9247
serializer can also be DC-coupled to the MAX9248/
MAX9250 deserializers.
Figures 10 and 12 show an AC-coupled serializer and
deserializer with two capacitors per link. Figures 11 and
13 show the AC-coupled serializer and deserializer with
four capacitors per link.
Selection of AC-Coupling Capacitors
See Figure 14 for calculating the capacitor values for
AC-coupling depending on the parallel clock frequen-
cy. The plot shows capacitor values for two- and four-
capacitor-per-link systems. For applications using less
than 18MHz clock frequency, use 0.1µF capacitors.
Frequency-Range Setting RNG[1:0]
The RNG[1:0] inputs select the operating frequency
range of the MAX9247 serializer. An external clock with-
in this range is required for operation. Table 3 shows
the selectable frequency ranges and corresponding
data rates for the MAX9247.
Table 3. Parallel Clock Frequency Range
Select
RNG1 RNG0
00
01
10
11
PARALLEL
CLOCK (MHz)
2.5 to 5
5 to10
10 to 20
20 to 42
SERIAL-DATA RATE
(Mbps)
50 to 100
100 to 200
200 to 400
400 to 840
______________________________________________________________________________________ 11
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet MAX9247.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MAX924 | Single/Dual-Supply Comparators |  Maxim Integrated |
| MAX9242 | (MAX9242 - MAX9246) 21-Bit Deserializers | Maxim Integrated Products |
| MAX9242 | (MAX9242 - MAX9254) 21-Bit Deserializers | Maxim Integrated Products |
| MAX9244 | (MAX9242 - MAX9246) 21-Bit Deserializers | Maxim Integrated Products |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |