DataSheet.es    


PDF SY58621L Data sheet ( Hoja de datos )

Número de pieza SY58621L
Descripción Precision 3.2Gbps CML/LVPECL Backplane Transceiver
Fabricantes Micrel Semiconductor 
Logotipo Micrel Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de SY58621L (archivo pdf) en la parte inferior de esta página.


Total 19 Páginas

No Preview Available ! SY58621L Hoja de datos, Descripción, Manual

www.DataSheet4U.com
SY58621L
Precision 3.2Gbps CML/LVPECL Backplane
Transceiver with Integrated Loopback
General Description
The SY58621L is a low jitter, high-speed transceiver
with a variable swing LVPECL transmitter buffer and a
CML high-gain receiver optimized for precision telecom
and enterprise server transmission line and backplane
data management. The SY58621L distributes data to
3.2Gbps guaranteed over temperature and voltage.
The SY58621L transmitter differential input includes
Micrel’s unique, patented 3-pin input termination
architecture that directly interfaces to any (AC- or DC-
coupled) differential signal as small as 100mV
(200mVPP) without any termination resistor network in
the signal path. The receiver differential input is
optimized to interface directly to AC-coupled signals as
small as 10mV (20mVPP). The receiver output is 50_
source-terminated CML and the transmitter output is
variable swing 80mV to 800mV LVPECL with extremely
fast rise/fall time.
To support remote self-testing, the SY58621L features a
high-speed loopback test mode. The input control signal
LOOPBACK enables an internal loopback path from the
transmitter input to the receiver output.
The SY58621L operates from a 3.3V ±10% supply and
is guaranteed over the full industrial temperature range
of –40°C to +85°C. The SY58621L is part of Micrel’s
high-speed, Precision Edge® product line. For
applications that requires a CML receiver and
transmitter, consider the SY58620L.
All support documentation can be found on Micrel’s web
site at: www.micrel.com.
Applications
Backplane management
Active cable transceivers
SONET/SDH data/clock applications
4X Fibre Channel applications
Features
Precision Edge®
Guaranteed AC performance over temperature and
voltage:
- Maximum Throughput 3.2Gbps
- <160ps tr/tf time
Transmitter
- Patented input termination directly interfaces to AC-
or DC-coupled differential inputs
- Variable swing LVPECL output
Receiver
- 32dB high-gain Input
- Internal 50input termination
- Accepts AC-coupled input signals as small as 10mV
(20mvPP)
- 400mV (800mVPP) differential CML output swing
Loss-of-Signal (LOS)
- High-gain, TTL-compatible LOS output with internal
4.75kpull-up
- Programmable LOS level set
Ultra-low jitter design
- <5psRMS random jitter
Patent-pending MUX isolates the receiver and the
transmitter channels minimizing on crosstalk
Selectable loopback diagnostic mode
Output enables on transmitter and receiver outputs
Power supply +3.3V ±10%
Industrial temperature range -40°C to +85°C
Available in 24-pin (4mm x 4mm) MLF™
Markets
Precision telecom
Enterprise server
ATE
Test and measurement
Precision Edge is a registered trademark of Micrel, Inc.
MLF and MicroLeadFrame are trademarks of Amkor Technology, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
January 2006
M9999-012006-B
[email protected] or (408) 955-1690

1 page




SY58621L pdf
Micrel, Inc.
SY58621L
Outputs
Pin Number
22
19
17, 16
5, 6
8
10
Pin Name
LOS
LOSLVL
RXQ, /RXQ
TXQ, /TXQ
VREF_CTRL
TXVREF-AC
Pin Description
Loss-of-Signal Output. TTL-compatible output with internal 4.75kΩ pull-up resistor. Loss-of-
Signal asserts to logic HIGH when the receiver input amplitudes fall below the threshold set
by LOSLVL.
RX Loss-of-Signal Level Set. A resistor (RLOSLVL) connected between LOSLVL and VCC sets
the threshold for the data input amplitude at which the LOS output is asserted. Default is max
sensitivity. LOSLVL is used to set the Loss-of-Signal (LOS) voltage. It is internally connected
to a 2.8kΩ pull-down resistor to an internal VREF voltage source. See “Typical Operating
Characteristics,” and “Application Implementation” sections for more details.
Receiver Differential Output. Output is CML compatible. Refer to the “Truth Table” and
“Output Stage” sections for more details. Unused output pair may be left open. The output is
designed to drive 400mV (800mVPP) into 50Ω to VCC or 100Ω across the pair.
Transmitter differential Variable Swing Output. Output is LVPECL-compatible. Please refer
to the “Truth Table” section for details. Unused output pair may be left open. Each output is
designed to drive 80mV (min) to 800mV (typ) into 50_ to VCC-2V depending on TXVCTRL.
Transmitter Output Reference Voltage. Output biases to VCC_TXQ-1.3V. Connecting VREF_CTRL
to TXVCTRL sets the transmitter output swing to max swing.
Transmitter Input Reference Voltage. This output biases to VCC-1.3V. It is used when AC
coupling the transmitter input. For AC-coupled applications, connect TXVREF-AC to the
TXVT pin and bypass with a 0.01µF low ESR capacitors to VCC. See “Input Stage” section for
more details. Maximum sink/source current is ±1.5mA.
Power Pins
Pin Number
3, 24
12, 15, 18
21
4
Pin Name
GND,
Exposed Pad
VCC
VCC_RXIN
VCC_TXQ
Pin Description
Ground. GND pins and exposed pad must be connected to the same ground plane.
3.3V ±10% Positive Power Supply. Bypass with 0.1µF//0.01µF low ESR capacitors and place
as close to each VCC pins as possible. Power pins are not connected internally and must be
connected to the same power supply externally.
3.3V ±10% Receive Input Power Supply. Bypass with 0.1µF//0.01µF low ESR capacitors and
place as close to the VCC_RXIN pin as possible. Power pins are not connected internally and
must be connected to the same power supply externally.
3.3V ±10% Output Transmit Power Supply. Bypass with 0.1µF//0.01µF low ESR capacitors
and place as close to the VCC_TXQ pin as possible. Power pins are not connected internally
and must be connected to the same power supply externally.
Truth Table
LOOPBACK
0
1
RXQ
RXIN
TXIN
TXQ
TXIN
RXIN
January 2006
5 M9999-012006-B
[email protected] or (408) 955-1690

5 Page





SY58621L arduino
Micrel, Inc.
SY58621L
Detailed Description
Receiver
The receiver AC-coupled differential input distributes
data to 3.2Gbps with signals as small as 10mV
(20mVPP) or as large as 900mV (1.8VPP). The receiver
input features an internal 50input termination
connected to an internal reference which optimizes
the inputs for AC-coupled signals. Input signals are
linearly amplified with 38dB of differential gain and the
output signal is limited to 400mV (800mVPP).
The receiver output buffer features 50source
termination resistors and a current source that
provides 400mV (800mVPP) swing into 50
termination. The output buffers terminates to standard
CML loads (100across the output pair or
equivalent). See the “Output Stage Receiver” section
for more details.
Transmitter
The transmitter differential input includes Micrel’s
unique, patented 3-pin input termination architecture
that directly interfaces to any (AC- or DC-coupled)
differential signal as small as 100mV (200mVPP)
without any termination resistor network in the signal
path.
The transmitter output buffer terminates to standard
LVPECL loads (RL = 50_ to VCC_TXQ-2V). The output buffer
is a special variable swing LVPECL buffer controlled by
TXVCTRL. The output buffer features emitter follower
output that provides 80mV (160mVPP) to 800mV (1.6VPP)
swing into 50_ transmission lines. See the next section
and Figures 1a and 1b for more details on how to control
the variable output swing feature.
Figure 1a. Voltage Source Implementation
Figure 1b. Alternative Implementation
Transmitter PECL Variable-Swing Output Buffer
Connecting VREF_CTRL to TXVCTRL sets the
transmitter output buffer to maximum swing
Setting TXVCTRL to VCC_TXQ, sets the transmitter
output buffer to minimum swing
Control of the transmitter output swing buffers can
be obtained by using a variable resistor connected
between VREF_CTRL and VCC_TXQ with a wiper
connected to TXVCTRL as shown in Figure 1b
Receiver LOS
The SY58621L features a chatter-free Loss-of-Signal
(LOS) TTL compatible output with an internal 4.75k
pull-up resistor. LOS circuitry monitors the input
receiver signal and asserts a signal when the input
signal falls below the threshold set by the
programmable LOS level set pin (LOSLVL). When the
amplitude of the receiver input signal falls below the
threshold, LOS is asserted HIGH with a response time
of ~0.2uS. LOS can be fed into /RXEN to maintain
output stability by disabling the output during a Loss-
of-Signal condition. Figure 2a and 2b shows the LOS
connection to /RXEN. When /RXEN is HIGH, the
output signal RXQ is held LOW and /RXQ is held
HIGH. Typically, 2dB of LOS hysteresis is adequate to
prevent the receiver output from chattering. LOS
operation is optimized for data rates 622Mbps with
an input receiver amplitude of at least 10mV
(20mVPP). Due to the long time constant in slower
data rates below 622Mbps, the SY58621L LOS
function does not guarantee chatter-free operation for
low amplitude signals.
LOSLVL sets the threshold of the LOS input amplitude
detection. Connecting an external resistor, RLOSLVL,
between VCC and LOSLVL sets the input amplitude
January 2006
11 M9999-012006-B
[email protected] or (408) 955-1690

11 Page







PáginasTotal 19 Páginas
PDF Descargar[ Datasheet SY58621L.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SY58621LPrecision 3.2Gbps CML/LVPECL Backplane TransceiverMicrel Semiconductor
Micrel Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar