|
|
PDF DS90CF563 Data sheet ( Hoja de datos )
| Número de pieza | DS90CF563 | |
| Descripción | LVDS 18-Bit Color Flat Panel Display (FPD) Link 65 MHz | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DS90CF563 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
July 1997
DS90CF563/DS90CF564
LVDS 18-Bit Color Flat Panel Display (FPD) Link—
65 MHz
General Description
The DS90CF563 transmitter converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling)
data streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fourth LVDS link. Every
cycle of the transmit clock 21 bits of input data are sampled
and transmitted. The DS90CF564 receiver converts the
LVDS data streams back into 21 bits of CMOS/TTL data. At
a transmit clock frequency of 65 MHz, 18 bits of RGB data
and 3 bits of LCD timing and control data (FPLINE,
FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per
LVDS data channel. Using a 65 MHz clock, the data through-
put is 171 Mbytes per second. These devices are offered
with falling edge data strobes for convenient interface with a
variety of graphics and LCD panel controllers.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high speed TTL interfaces.
Features
n 20 to 65 MHz shift clk support
n Up to 171 Mbytes/s bandwidth
n Cable size is reduced to save cost
n 290 mV swing LVDS devices for low EMI
n Low power CMOS design (< 550 mW typ)
n Power-down mode saves power (< 0.25 mW)
n PLL requires no external components
n Low profile 48-lead TSSOP package
n Falling edge data strobe
n Compatible with TIA/EIA-644 LVDS standard
n Single pixel per clock XGA (1024 x 768)
n Supports VGA, SVGA, XGA and higher
n 1.3 Gbps throughput
Block Diagrams
DS90CF563
DS90CF564
DS012615-2
Order Number DS90CF563MTD
See NS Package Number MTD48
DS012615-1
Order Number DS90CF564MTD
See NS Package Number MTD48
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS012615
www.national.com
1 page  
Receiver Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
CLHT
CHLT
RCOP
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RSKM
RPDD
Parameter
CMOS/TTL Low-to-High Transition Time (Figure 4)
CMOS/TTL High-to-Low Transition Time (Figure 4)
RxCLK OUT Period
RxCLK OUT High Time
RxCLK OUT Low Time
RxOUT Setup to RxCLK OUT
RxOUT Hold to RxCLK OUT
RxCLK IN to RxCLK OUT Delay @ 25˚C, VCC = 5.0V
(Figure 10)
Receiver Phase Lock Loop Set (Figure 12)
RxIN Skew Margin (Note 6) (Figure 14)
Receiver Powerdown (Figure 17)
f = 65 MHz
f = 65 MHz
f = 65 MHz
f = 65 MHz
VCC = 5V, TA =25˚C
Min Typ Max Units
2.5 4.0
ns
2.0 3.5
ns
15 T 50 ns
7.8 9
ns
3.8 5
ns
2.5 4.2
ns
4.0 5.2
ns
6.4
10.7
ns
10 ms
600 ps
1 µs
Note 6: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output skew (TCCS)
and the setup and hold time (internal data sampling window), allowing for LVDS cable skew dependent on type/length and source clock (TxCLK IN) jitter.
RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle)
AC Timing Diagrams
FIGURE 1. “Worst Case” Test Pattern
DS012615-4
5 www.national.com
5 Page 
DS90CF563 Pin Descriptions — FPD Link Transmitter (Continued)
Pin Name
PLL GND
LVDS VCC
LVDS GND
I/O No.
I2
I1
I3
Ground pins for PLL
Power supply pin for LVDS outputs
Ground pins for LVDS outputs
Description
DS90CF564 Pin Descriptions — FPD Link Receiver
Pin Name
RxIN+
RxIN−
RxOUT
RxCLK IN+
RxCLK IN−
FPSHIFT
OUT
PWR DOWN
VCC
GND
PLL VCC
PLL GND
LVDS VCC
LVDS GND
I/O No.
I3
I3
O 21
I1
I1
O1
I1
I4
I5
I1
I2
I1
I3
Description
Positive LVDS differential data inputs
Negative LVDS differential data inputs
TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines — FPLINE,
FPFRAME, DRDY(also referred to as HSYNC, VSYNC, Data Enable)
Positive LVDS differential clock input
Negative LVDS differential clock input
TTL level clock output. The falling edge acts as data strobe
TTL level input. Assertion (low input) maintains the receiver outputs in the previous state
Power supply pins for TTL outputs
Ground pins for TTL outputs
Power supply for PLL
Ground pin for PLL
Power supply pin for LVDS inputs
Ground pins for LVDS inputs
Connection Diagrams
DS90CF563
DS90CF564
DS012615-22
11
DS012615-23
www.national.com
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet DS90CF563.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DS90CF561 | LVDS 18-Bit Color Flat Panel Display (FPD) Link | National Semiconductor |
| DS90CF561 | DS90CF561/DS90CF562 LVDS 18-Bit Color Flat Panel Display (FPD) Link (Rev. B) |  Texas Instruments |
| DS90CF561MTD | LVDS 18-Bit Color Flat Panel Display (FPD) Link | National Semiconductor |
| DS90CF562 | LVDS 18-Bit Color Flat Panel Display (FPD) Link | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |